Skip to content
View magicllin's full-sized avatar

Block or report magicllin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Delta-sigma-ADC-verilog Delta-sigma-ADC-verilog Public

    Forked from Elrori/Delta-sigma-ADC-verilog

    Delta-sigma ADC,PDM audio FPGA Implementation

    Verilog 1

  2. SDNN_python SDNN_python Public

    Forked from npvoid/SDNN_python

    Python

  3. FPGA FPGA Public

    Forked from LeiWang1999/FPGA

    帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目

  4. basic_verilog basic_verilog Public

    Forked from pConst/basic_verilog

    Must-have verilog systemverilog modules

    Verilog

  5. HDL-Bits-Solutions HDL-Bits-Solutions Public

    Forked from viduraakalanka/HDL-Bits-Solutions

    This is a repository containing solutions to the problem statements given in HDL Bits website.

    Verilog