Skip to content

Issues: llvm/llvm-project

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
1,352 Open 4,448 Closed
1,352 Open 4,448 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

release/20.x: [X86][AVX10.2] Include changes for COMX and VGETEXP from rev. 2 (#132824) backend:X86 mc Machine (object) code
#132932 opened Mar 25, 2025 by llvmbot Loading… LLVM 20.X Release
3
cuda clang: Add support for CUDA surfaces backend:X86 clang:headers Headers provided by Clang, e.g. for intrinsics clang Clang issues not falling into any other category
#132883 opened Mar 25, 2025 by AustinSchuh Loading…
3
[SDAG][tests] add some test cases covering an add-based rotate backend:AMDGPU backend:ARM backend:NVPTX backend:X86
#132842 opened Mar 24, 2025 by AlexMaclean Loading…
@AlexMaclean
3
[llvm-exegesis] Machine Verification error for lea with 32-bit registers operands for address backend:X86 tools:llvm-exegesis
#132826 opened Mar 24, 2025 by boomanaiden154
@boomanaiden154
4
[ms] [llvm-ml] Allow PTR casting of registers to their own size backend:X86
#132751 opened Mar 24, 2025 by ericastor Loading…
1
16
[X86] Allow znver3/4/5 targets to use double-shift instructions by default backend:X86
#132720 opened Mar 24, 2025 by RKSimon Loading…
1
[x86-64 BMI2] Generating a bitstring with a min(64, LEN) 1 bits at the bottom should use BZHI backend:X86 missed-optimization
#132714 opened Mar 24, 2025 by Validark
2
AsmPrinter: Remove ELF's special lowerRelativeReference for unnamed_addr function backend:X86
#132684 opened Mar 24, 2025 by MaskRay Loading…
1
[AVX-512] Consider that summing every odd element of an array can be done without gathers/perms backend:X86 missed-optimization
#132666 opened Mar 24, 2025 by Validark
1
[MC,COFF] .safeseh: avoid changeSection backend:X86 mc Machine (object) code
#132624 opened Mar 23, 2025 by MaskRay Loading…
6
Bad replacement of vpmaddwd + vpaddd with vpdpwssd - Back in Clang 20.1.0 backend:X86
#132606 opened Mar 23, 2025 by TheBlackPlague
3
Add explicit support for u512's backend:X86
#132601 opened Mar 23, 2025 by Validark
2
[X86] combinePMULH - combine mulhu + srl backend:X86
#132548 opened Mar 22, 2025 by abhishek-kaushik22 Loading…
1
6
[TailDuplicator] Determine if computed gotos using blockaddress backend:X86
#132536 opened Mar 22, 2025 by dianqk Loading…
6
[NFC][llvm] Create UEFI helper function backend:X86
#132462 opened Mar 21, 2025 by Prabhuk Loading…
1
[llvm] Use masm for UEFI backend:X86
#132461 opened Mar 21, 2025 by Prabhuk Loading…
1
Revert "[TailDuplicator] Do not restrict the computed gotos" backend:X86
#132431 opened Mar 21, 2025 by alexfh Loading…
5
[X86][GlobalISel] Added support for SQRT function backend:X86 llvm:globalisel
#132356 opened Mar 21, 2025 by JaydeepChauhan14 Loading…
8
[HLSL] Implement the smoothstep intrinsic backend:SPIR-V backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang:headers Headers provided by Clang, e.g. for intrinsics clang Clang issues not falling into any other category HLSL HLSL Language Support llvm:ir
#132288 opened Mar 20, 2025 by kmpeng Loading…
1
11
[X86] mulhu + srl pattern not recognized backend:X86 missed-optimization
#132166 opened Mar 20, 2025 by nikic
1
@abhishek-kaushik22
2
[llvm][AsmPrinter] Extend Constant Pool Handling for UEFI backend:X86
#132134 opened Mar 20, 2025 by Prabhuk • Draft
1
[GlobalIsel] Avoid aligning alloca size. backend:AArch64 backend:PowerPC backend:SystemZ backend:X86 llvm:globalisel llvm:SelectionDAG SelectionDAGISel as well
#132064 opened Mar 19, 2025 by jcogan-nv Loading…
13
Code that uses a libcall marks internal symbol as exported when making object file backend:X86
#132055 opened Mar 19, 2025 by gbaraldi LLVM 20.X Release
11
[IRBuilder] Add new overload for CreateIntrinsic backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:PowerPC backend:SPIR-V backend:X86 clang:codegen IR generation bugs: mangling, exceptions, etc. clang Clang issues not falling into any other category compiler-rt:sanitizer HLSL HLSL Language Support llvm:ir llvm:transforms PGO Profile Guided Optimizations
#131942 opened Mar 19, 2025 by jurahul Loading…
4
[SDAG] Introduce inbounds flag for pointer arithmetic backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#131862 opened Mar 18, 2025 by ritter-x2a Loading…
10
ProTip! Adding no:label will show everything without a label.