-
Notifications
You must be signed in to change notification settings - Fork 13.1k
Issues: llvm/llvm-project
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
[Target] Use TableGen named argument syntax. NFC.
backend:AArch64
backend:AMDGPU
backend:ARM
backend:m68k
backend:NVPTX
backend:RISC-V
backend:X86
#133418
opened Mar 28, 2025 by
jayfoad
Loading…
[CodeGen][ARM] Missed optimizated load store pair instruction combine
backend:ARM
llvm:optimizations
missed-optimization
#133048
opened Mar 26, 2025 by
hstk30-hw
[TTI][LV] Change the prototype of preferInLoopReduction. nfc
backend:AArch64
backend:ARM
backend:RISC-V
llvm:analysis
llvm:transforms
vectorizers
#132698
opened Mar 24, 2025 by
Mel-Chen
Loading…
[llvm-objdump][ARM] Not implement findPltEntries for ARM lead to parse plt entry incorrectly
backend:ARM
tools:llvm-objdump
#132694
opened Mar 24, 2025 by
hstk30-hw
Compilation failure in Webkit 2.48.0 with Clang-20 on ARM
backend:ARM
llvm:codegen
platform:linux
#132322
opened Mar 21, 2025 by
kraj
[IRBuilder] Add new overload for CreateIntrinsic
backend:AArch64
backend:AMDGPU
backend:ARM
backend:Hexagon
backend:PowerPC
backend:SPIR-V
backend:X86
clang:codegen
IR generation bugs: mangling, exceptions, etc.
clang
Clang issues not falling into any other category
compiler-rt:sanitizer
HLSL
HLSL Language Support
llvm:ir
llvm:transforms
PGO
Profile Guided Optimizations
#131942
opened Mar 19, 2025 by
jurahul
Loading…
[DAGCombiner] Eliminate fp casts if we have the right fast math flags
backend:AArch64
backend:AMDGPU
backend:ARM
llvm:SelectionDAG
SelectionDAGISel as well
#131345
opened Mar 14, 2025 by
john-brawn-arm
Loading…
[ARM][Clang] Make 'clang' and 'clang++' user-facing binaries. Not 'clang-cl'
clang
Clang issues not falling into any other category
+nosimd functional for AArch32 Targets
backend:ARM
clang:driver
#130623
opened Mar 10, 2025 by
Stylie777
Loading…
[CodeGen] Utilizing register units based liveIns tracking in MBB
backend:ARM
llvm:codegen
#129847
opened Mar 5, 2025 by
vg0204
Loading…
[LLVM][ARM] Wrong profiling information in llvm-mca for cortex-m52
backend:ARM
llvm:codegen
question
A question, not bug report. Check out https://llvm.org/docs/GettingInvolved.html instead!
#129660
opened Mar 4, 2025 by
shazha01
[win][x64] Unwind v2 3/n: Add support for emitting unwind v2 information (equivalent to MSVC /d2epilogunwind)
backend:AArch64
backend:ARM
backend:X86
clang:codegen
IR generation bugs: mangling, exceptions, etc.
clang:driver
'clang' and 'clang++' user-facing binaries. Not 'clang-cl'
clang:frontend
Language frontend issues, e.g. anything involving "Sema"
clang
Clang issues not falling into any other category
mc
Machine (object) code
#129142
opened Feb 27, 2025 by
dpaoliello
Loading…
[ARM] Use correct ABI for atomic functions
backend:AArch64
backend:ARM
llvm:SelectionDAG
SelectionDAGISel as well
#128891
opened Feb 26, 2025 by
ostannard
Loading…
[Support] report_fatal_error: Do not generate crash backtrace by default
backend:AArch64
backend:AMDGPU
backend:ARM
backend:Hexagon
backend:NVPTX
backend:PowerPC
backend:SystemZ
backend:WebAssembly
backend:X86
debuginfo
llvm:binary-utilities
llvm:globalisel
llvm:support
llvm:transforms
LTO
Link time optimization (regular/full LTO or ThinLTO)
mc
Machine (object) code
[ARM][AArch64] Vector intrinsics do not match hardware behavior for NaN, subnormals
backend:AArch64
backend:ARM
miscompilation
#128006
opened Feb 20, 2025 by
ostannard
[MachineSink] Lower SplitEdgeProbabilityThreshold
backend:AArch64
backend:AMDGPU
backend:ARM
backend:PowerPC
backend:WebAssembly
backend:X86
debuginfo
llvm:globalisel
#127666
opened Feb 18, 2025 by
guy-david
Loading…
[CodeGen] Provide SelectionDAGISel as well
MachineFunction::hasUnsafeFPMath
backend:AArch64
backend:AMDGPU
backend:ARM
backend:NVPTX
backend:PowerPC
backend:X86
llvm:globalisel
llvm:SelectionDAG
#127488
opened Feb 17, 2025 by
paperchalice
Loading…
[llvm][ARM] Add a cortex-m4f alignment hazard recognizer
backend:ARM
#126991
opened Feb 13, 2025 by
jroelofs
Loading…
[AArch64] Skip storing of stack arguments when lowering tail calls
backend:AArch64
backend:ARM
#126735
opened Feb 11, 2025 by
guy-david
Loading…
[DAGCombiner] Attempt to fold 'add' nodes to funnel-shift or rotate
backend:AMDGPU
backend:ARM
backend:NVPTX
backend:X86
llvm:SelectionDAG
SelectionDAGISel as well
#125612
opened Feb 4, 2025 by
AlexMaclean
Loading…
ARM: Remove override of shouldRewriteCopySrc
backend:ARM
#125219
opened Jan 31, 2025 by
arsenm
Loading…
[TARGETS-PARSER] Added const reference for params with size >= 16 bytes
backend:AArch64
backend:AMDGPU
backend:ARM
backend:Hexagon
backend:NVPTX
#125083
opened Jan 30, 2025 by
GermanAizek
Loading…
Added const reference for params wth size >= 16 bytes
backend:AArch64
backend:AMDGPU
backend:ARM
backend:DirectX
backend:Hexagon
backend:NVPTX
backend:RISC-V
debuginfo
llvm:analysis
llvm:binary-utilities
llvm:globalisel
llvm:ir
llvm:SandboxIR
llvm:SelectionDAG
SelectionDAGISel as well
llvm:support
llvm:transforms
LTO
Link time optimization (regular/full LTO or ThinLTO)
PGO
Profile Guided Optimizations
platform:windows
tablegen
testing-tools
tools:llvm-exegesis
vectorizers
#125074
opened Jan 30, 2025 by
GermanAizek
Loading…
Previous Next
ProTip!
Adding no:label will show everything without a label.