We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 03cf0e9 commit f9dc0b6Copy full SHA for f9dc0b6
utils/bazel/llvm-project-overlay/llvm/BUILD.bazel
@@ -2131,6 +2131,7 @@ llvm_target_lib_list = [lib for lib in [
2131
("-gen-dag-isel", "lib/Target/RISCV/RISCVGenDAGISel.inc"),
2132
("-gen-disassembler", "lib/Target/RISCV/RISCVGenDisassemblerTables.inc"),
2133
("-gen-instr-info", "lib/Target/RISCV/RISCVGenInstrInfo.inc"),
2134
+ ("-gen-macro-fusion-pred", "lib/Target/RISCV/RISCVGenMacroFusion.inc"),
2135
("-gen-emitter", "lib/Target/RISCV/RISCVGenMCCodeEmitter.inc"),
2136
("-gen-pseudo-lowering", "lib/Target/RISCV/RISCVGenMCPseudoLowering.inc"),
2137
("-gen-register-bank", "lib/Target/RISCV/RISCVGenRegisterBank.inc"),
0 commit comments