@@ -1490,7 +1490,7 @@ static DecodeStatus DecoderGPRRegisterClass(MCInst &Inst, unsigned RegNo,
1490
1490
return S;
1491
1491
}
1492
1492
1493
- static const uint16_t SPRDecoderTable[] = {
1493
+ static const MCPhysReg SPRDecoderTable[] = {
1494
1494
ARM::S0, ARM::S1, ARM::S2, ARM::S3,
1495
1495
ARM::S4, ARM::S5, ARM::S6, ARM::S7,
1496
1496
ARM::S8, ARM::S9, ARM::S10, ARM::S11,
@@ -1518,7 +1518,7 @@ static DecodeStatus DecodeHPRRegisterClass(MCInst &Inst, unsigned RegNo,
1518
1518
return DecodeSPRRegisterClass (Inst, RegNo, Address, Decoder);
1519
1519
}
1520
1520
1521
- static const uint16_t DPRDecoderTable[] = {
1521
+ static const MCPhysReg DPRDecoderTable[] = {
1522
1522
ARM::D0, ARM::D1, ARM::D2, ARM::D3,
1523
1523
ARM::D4, ARM::D5, ARM::D6, ARM::D7,
1524
1524
ARM::D8, ARM::D9, ARM::D10, ARM::D11,
@@ -1573,7 +1573,7 @@ static DecodeStatus DecodeDPR_VFP2RegisterClass(MCInst &Inst, unsigned RegNo,
1573
1573
return DecodeDPRRegisterClass (Inst, RegNo, Address, Decoder);
1574
1574
}
1575
1575
1576
- static const uint16_t QPRDecoderTable[] = {
1576
+ static const MCPhysReg QPRDecoderTable[] = {
1577
1577
ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3,
1578
1578
ARM::Q4, ARM::Q5, ARM::Q6, ARM::Q7,
1579
1579
ARM::Q8, ARM::Q9, ARM::Q10, ARM::Q11,
@@ -1592,7 +1592,7 @@ static DecodeStatus DecodeQPRRegisterClass(MCInst &Inst, unsigned RegNo,
1592
1592
return MCDisassembler::Success;
1593
1593
}
1594
1594
1595
- static const uint16_t DPairDecoderTable[] = {
1595
+ static const MCPhysReg DPairDecoderTable[] = {
1596
1596
ARM::Q0, ARM::D1_D2, ARM::Q1, ARM::D3_D4, ARM::Q2, ARM::D5_D6,
1597
1597
ARM::Q3, ARM::D7_D8, ARM::Q4, ARM::D9_D10, ARM::Q5, ARM::D11_D12,
1598
1598
ARM::Q6, ARM::D13_D14, ARM::Q7, ARM::D15_D16, ARM::Q8, ARM::D17_D18,
@@ -1612,7 +1612,7 @@ static DecodeStatus DecodeDPairRegisterClass(MCInst &Inst, unsigned RegNo,
1612
1612
return MCDisassembler::Success;
1613
1613
}
1614
1614
1615
- static const uint16_t DPairSpacedDecoderTable[] = {
1615
+ static const MCPhysReg DPairSpacedDecoderTable[] = {
1616
1616
ARM::D0_D2, ARM::D1_D3, ARM::D2_D4, ARM::D3_D5,
1617
1617
ARM::D4_D6, ARM::D5_D7, ARM::D6_D8, ARM::D7_D9,
1618
1618
ARM::D8_D10, ARM::D9_D11, ARM::D10_D12, ARM::D11_D13,
@@ -6494,7 +6494,7 @@ static DecodeStatus DecodeMQPRRegisterClass(MCInst &Inst, unsigned RegNo,
6494
6494
return MCDisassembler::Success;
6495
6495
}
6496
6496
6497
- static const uint16_t QQPRDecoderTable[] = {
6497
+ static const MCPhysReg QQPRDecoderTable[] = {
6498
6498
ARM::Q0_Q1, ARM::Q1_Q2, ARM::Q2_Q3, ARM::Q3_Q4,
6499
6499
ARM::Q4_Q5, ARM::Q5_Q6, ARM::Q6_Q7
6500
6500
};
@@ -6510,7 +6510,7 @@ static DecodeStatus DecodeMQQPRRegisterClass(MCInst &Inst, unsigned RegNo,
6510
6510
return MCDisassembler::Success;
6511
6511
}
6512
6512
6513
- static const uint16_t QQQQPRDecoderTable[] = {
6513
+ static const MCPhysReg QQQQPRDecoderTable[] = {
6514
6514
ARM::Q0_Q1_Q2_Q3, ARM::Q1_Q2_Q3_Q4, ARM::Q2_Q3_Q4_Q5,
6515
6515
ARM::Q3_Q4_Q5_Q6, ARM::Q4_Q5_Q6_Q7
6516
6516
};
0 commit comments