|
| 1 | +// RUN: %clang_cc1 -verify -fopenmp -x c++ -triple x86_64-unknown-linux -emit-llvm %s -o - | FileCheck %s |
| 2 | +// expected-no-diagnostics |
| 3 | + |
| 4 | +#ifndef HEADER |
| 5 | +#define HEADER |
| 6 | + |
| 7 | +void func1() { |
| 8 | + |
| 9 | +#pragma omp metadirective when(user = {condition(0)} \ |
| 10 | + : parallel for) |
| 11 | + for (int i = 0; i < 100; i++) |
| 12 | + ; |
| 13 | + |
| 14 | +#pragma omp metadirective when(user = {condition(0)} \ |
| 15 | + : parallel for) \ |
| 16 | + when(implementation = {extension(match_none)} \ |
| 17 | + : parallel) default(parallel for) |
| 18 | + |
| 19 | + for (int i = 0; i < 100; i++) |
| 20 | + ; |
| 21 | + |
| 22 | + |
| 23 | +} |
| 24 | + |
| 25 | +// CHECK-LABEL: define dso_local void @_Z5func1v() |
| 26 | +// CHECK: entry |
| 27 | +// CHECK-NEXT: [[I:%.*]] = alloca i32, align 4 |
| 28 | +// CHECK-NEXT: store i32 0, ptr [[I]], align 4 |
| 29 | +// CHECK-NEXT: br label %[[FOR_COND:.*]] |
| 30 | +// CHECK: [[FOR_COND]]: |
| 31 | +// CHECK-NEXT: [[TMP0:%.*]] = load i32, ptr [[I]], align 4 |
| 32 | +// CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[TMP0]], 100 |
| 33 | +// CHECK-NEXT: br i1 [[CMP]], label %[[FOR_BODY:.*]], label %[[FOR_END:.*]] |
| 34 | +// CHECK: [[FOR_BODY]]: |
| 35 | +// CHECK-NEXT: br label %[[FOR_INC:.*]] |
| 36 | +// CHECK: [[FOR_INC]]: |
| 37 | +// CHECK-NEXT: [[TMP1:%.*]] = load i32, ptr [[I]], align 4 |
| 38 | +// CHECK-NEXT: [[INC:%.*]] = add nsw i32 [[TMP1]], 1 |
| 39 | +// CHECK-NEXT: store i32 [[INC]], ptr [[I]], align 4 |
| 40 | +// CHECK-NEXT: br label %[[FOR_COND]], !llvm.loop [[LOOP3:![0-9]+]] |
| 41 | +// CHECK: [[FOR_END]]: |
| 42 | +// CHECK-NEXT: call void (ptr, i32, ptr, ...) @__kmpc_fork_call(ptr @1, i32 0, ptr @_Z5func1v.omp_outlined) |
| 43 | +// CHECK-NEXT: ret void |
| 44 | +// CHECK-NEXT: } |
| 45 | + |
| 46 | +// CHECK-LABEL: define internal void @_Z5func1v.omp_outlined |
| 47 | +// CHECK-SAME: (ptr noalias noundef [[DOTGLOBAL_TID_:%.*]], |
| 48 | +// CHECK-SAME: ptr noalias noundef [[DOTBOUND_TID_:%.*]]) |
| 49 | +// CHECK-NEXT: entry |
| 50 | +// CHECK-NEXT: [[GLOB_TID__ADDR:%.*]] = alloca ptr, align 8 |
| 51 | +// CHECK-NEXT: [[BOUND_TID__ADDR:%.*]] = alloca ptr, align 8 |
| 52 | +// CHECK-NEXT: [[I:%.*]] = alloca i32, align 4 |
| 53 | +// CHECK-NEXT: store ptr [[DOTGLOBAL_TID_]], ptr [[GLOB_TID__ADDR]], align 8 |
| 54 | +// CHECK-NEXT: store ptr [[DOTBOUND_TID_]], ptr [[BOUND_TID__ADDR]], align 8 |
| 55 | +// CHECK-NEXT: store i32 0, ptr [[I]], align 4 |
| 56 | +// CHECK-NEXT: br label %for.cond |
| 57 | +// CHECK:for.cond: |
| 58 | +// CHECK-NEXT: [[TMP0:%.*]] = load i32, ptr [[I]], align 4 |
| 59 | +// CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[TMP0]], 100 |
| 60 | +// CHECK-NEXT: br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]] |
| 61 | +// CHECK:for.body: |
| 62 | +// CHECK-NEXT: br label [[FOR_INC:%.*]] |
| 63 | +// CHECK:for.inc: |
| 64 | +// CHECK-NEXT: [[TMP1:%.*]] = load i32, ptr [[I]], align 4 |
| 65 | +// CHECK-NEXT: [[INC:%.*]] = add nsw i32 [[TMP1]], 1 |
| 66 | +// CHECK-NEXT: store i32 [[INC]], ptr [[I]], align 4 |
| 67 | +// CHECK-NEXT: br label [[FOR_COND:%.*]] |
| 68 | +// CHECK:for.end: |
| 69 | +// CHECK-NEXT: ret void |
| 70 | +// CHECK-NEXT:} |
| 71 | + |
| 72 | +void func2() { |
| 73 | + |
| 74 | +#pragma omp metadirective when(user = {condition(1)} \ |
| 75 | + : parallel for) |
| 76 | + for (int i = 0; i < 100; i++) |
| 77 | + ; |
| 78 | +} |
| 79 | + |
| 80 | +// CHECK-LABEL: define dso_local void @_Z5func2v() |
| 81 | +// CHECK: entry |
| 82 | +// CHECK-NEXT: call void (ptr, i32, ptr, ...) @__kmpc_fork_call(ptr @[[GLOB2:[0-9]+]], i32 0, ptr @_Z5func2v.omp_outlined) |
| 83 | +// CHECK-NEXT: ret void |
| 84 | +// CHECK-NEXT: } |
| 85 | + |
| 86 | +// CHECK-LABEL: define internal void @_Z5func2v.omp_outlined |
| 87 | +// CHECK-SAME: (ptr noalias noundef [[DOTGLOBAL_TID_:%.*]], |
| 88 | +// CHECK-SAME: ptr noalias noundef [[DOTBOUND_TID_:%.*]]) |
| 89 | +// CHECK-NEXT: entry |
| 90 | +// CHECK-NEXT: [[GLOB_TID__ADDR:%.*]] = alloca ptr, align 8 |
| 91 | +// CHECK-NEXT: [[BOUND_TID__ADDR:%.*]] = alloca ptr, align 8 |
| 92 | +// CHECK: [[OMP_IV:%.*]] = alloca i32, align 4 |
| 93 | +// CHECK-NEXT: [[TMP:%.*]] = alloca i32, align 4 |
| 94 | +// CHECK-NEXT: [[OMP_LB:%.*]] = alloca i32, align 4 |
| 95 | +// CHECK-NEXT: [[OMP_UB:%.*]] = alloca i32, align 4 |
| 96 | +// CHECK-NEXT: [[OMP_STRIDE:%.*]] = alloca i32, align 4 |
| 97 | +// CHECK-NEXT: [[OMP_IS_LAST:%.*]] = alloca i32, align 4 |
| 98 | +// CHECK-NEXT: [[I:%.*]] = alloca i32, align 4 |
| 99 | +// CHECK-NEXT: store ptr [[DOTGLOBAL_TID_]], ptr [[GLOB_TID__ADDR]], align 8 |
| 100 | +// CHECK-NEXT: store ptr [[DOTBOUND_TID_]], ptr [[BOUND_TID__ADDR]], align 8 |
| 101 | +// CHECK: store i32 0, ptr [[OMP_LB:%.*]], align 4 |
| 102 | +// CHECK-NEXT: store i32 99, ptr [[OMP_UB:%.*]], align 4 |
| 103 | +// CHECK-NEXT: store i32 1, ptr [[OMP_STRIDE:%.*]], align 4 |
| 104 | +// CHECK-NEXT: store i32 0, ptr [[OMP_IS_LAST:%.*]], align 4 |
| 105 | +// CHECK-NEXT: [[TID_PTR:%.*]] = load ptr, ptr [[GLOBAL_TID_ADDR:%.*]], align 8 |
| 106 | +// CHECK-NEXT: [[TID_VAL:%.*]] = load i32, ptr [[TID_PTR]], align 4 |
| 107 | +// CHECK-NEXT: call void @__kmpc_for_static_init_4(ptr @2, i32 [[TID_VAL]], i32 34, ptr [[OMP_IS_LAST]], ptr [[OMP_LB]], ptr [[OMP_UB]], ptr [[OMP_STRIDE]], i32 1, i32 1) |
| 108 | +// CHECK-NEXT: [[UB_VAL:%.*]] = load i32, ptr [[OMP_UB]], align 4 |
| 109 | +// CHECK-NEXT: [[CMP:%.*]] = icmp sgt i32 [[UB_VAL]], 99 |
| 110 | +// CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_FALSE:%.*]] |
| 111 | +// CHECK: cond.true: |
| 112 | +// CHECK-NEXT: br label [[COND_END:%.*]] |
| 113 | + |
| 114 | +// CHECK:cond.false: |
| 115 | +// CHECK-NEXT: [[UB_VAL:%.*]] = load i32, ptr [[OMP_UB:%.*]], align 4 |
| 116 | +// CHECK-NEXT: br label [[COND_END]] |
| 117 | + |
| 118 | +// CHECK:cond.end: |
| 119 | +// CHECK-NEXT: [[COND_PHI:%.*]] = phi i32 [ 99, [[COND_TRUE]] ], [ [[UB_VAL]], [[COND_FALSE]] ] |
| 120 | +// CHECK-NEXT: store i32 [[COND_PHI]], ptr [[OMP_UB]], align 4 |
| 121 | +// CHECK-NEXT: [[LB_VAL:%.*]] = load i32, ptr [[OMP_LB]], align 4 |
| 122 | +// CHECK-NEXT: store i32 [[LB_VAL]], ptr [[OMP_IV]], align 4 |
| 123 | +// CHECK-NEXT: br label [[OMP_FOR_COND:%.*]] |
| 124 | + |
| 125 | +// CHECK:omp.inner.for.cond: |
| 126 | +// CHECK-NEXT: [[IV_VAL:%.*]] = load i32, ptr [[OMP_IV]], align 4 |
| 127 | +// CHECK-NEXT: [[UB_VAL2:%.*]] = load i32, ptr [[OMP_UB]], align 4 |
| 128 | +// CHECK-NEXT: [[CMP1:%.*]] = icmp sle i32 [[IV_VAL]], [[UB_VAL2]] |
| 129 | +// CHECK-NEXT: br i1 [[CMP1]], label [[OMP_FOR_BODY:%.*]], label [[OMP_FOR_END:%.*]] |
| 130 | + |
| 131 | +// CHECK:omp.inner.for.body: |
| 132 | +// CHECK-NEXT: [[IV_VAL2:%.*]] = load i32, ptr [[OMP_IV]], align 4 |
| 133 | +// CHECK-NEXT: [[MUL:%.*]] = mul nsw i32 [[IV_VAL2]], 1 |
| 134 | +// CHECK-NEXT: [[ADD:%.*]] = add nsw i32 0, [[MUL]] |
| 135 | +// CHECK-NEXT: store i32 [[ADD]], ptr [[I]], align 4 |
| 136 | +// CHECK-NEXT: br label [[OMP_BODY_CONTINUE:%.*]] |
| 137 | + |
| 138 | +// CHECK:omp.body.continue: |
| 139 | +// CHECK-NEXT: br label [[OMP_FOR_INC:%.*]] |
| 140 | + |
| 141 | +// CHECK:omp.inner.for.inc: |
| 142 | +// CHECK-NEXT: [[IV_VAL3:%.*]] = load i32, ptr [[OMP_IV]], align 4 |
| 143 | +// CHECK-NEXT: [[ADD2:%.*]] = add nsw i32 [[IV_VAL3]], 1 |
| 144 | +// CHECK-NEXT: store i32 [[ADD2]], ptr [[OMP_IV]], align 4 |
| 145 | +// CHECK-NEXT: br label [[OMP_FOR_COND]] |
| 146 | + |
| 147 | +// CHECK:omp.inner.for.end: |
| 148 | +// CHECK-NEXT: br label [[OMP_LOOP_EXIT:%.*]] |
| 149 | + |
| 150 | +// CHECK:omp.loop.exit: |
| 151 | +// CHECK-NEXT: call void @__kmpc_for_static_fini(ptr @2, i32 [[TID:%.*]]) |
| 152 | +// CHECK-NEXT: ret void |
| 153 | +// CHECK-NEXT: } |
| 154 | + |
| 155 | +void func3() { |
| 156 | +#pragma omp metadirective when(user = {condition(0)} \ |
| 157 | + : parallel for) \ |
| 158 | + when(implementation = {extension(match_none)} \ |
| 159 | + : parallel) default(parallel for) |
| 160 | + |
| 161 | + for (int i = 0; i < 100; i++) |
| 162 | + ; |
| 163 | + |
| 164 | +} |
| 165 | + |
| 166 | +// CHECK-LABEL: define dso_local void @_Z5func3v() |
| 167 | +// CHECK: entry |
| 168 | +// CHECK-NEXT: call void (ptr, i32, ptr, ...) @__kmpc_fork_call(ptr @1, i32 0, ptr @_Z5func3v.omp_outlined) |
| 169 | +// CHECK-NEXT: ret void |
| 170 | +// CHECK-NEXT: } |
| 171 | + |
| 172 | +// CHECK-LABEL: define internal void @_Z5func3v.omp_outlined |
| 173 | +// CHECK-SAME: (ptr noalias noundef [[DOTGLOBAL_TID_:%.*]], |
| 174 | +// CHECK-SAME: ptr noalias noundef [[DOTBOUND_TID_:%.*]]) |
| 175 | +// CHECK-NEXT: entry |
| 176 | +// CHECK-NEXT: [[GLOB_TID__ADDR:%.*]] = alloca ptr, align 8 |
| 177 | +// CHECK-NEXT: [[BOUND_TID__ADDR:%.*]] = alloca ptr, align 8 |
| 178 | +// CHECK-NEXT: [[I:%.*]] = alloca i32, align 4 |
| 179 | +// CHECK-NEXT: store ptr [[DOTGLOBAL_TID_]], ptr [[GLOB_TID__ADDR]], align 8 |
| 180 | +// CHECK-NEXT: store ptr [[DOTBOUND_TID_]], ptr [[BOUND_TID__ADDR]], align 8 |
| 181 | +// CHECK-NEXT: store i32 0, ptr [[I]], align 4 |
| 182 | +// CHECK-NEXT: br label %for.cond |
| 183 | +// CHECK:for.cond: |
| 184 | +// CHECK-NEXT: [[TMP0:%.*]] = load i32, ptr [[I]], align 4 |
| 185 | +// CHECK-NEXT: [[CMP:%.*]] = icmp slt i32 [[TMP0]], 100 |
| 186 | +// CHECK-NEXT: br i1 [[CMP]], label [[FOR_BODY:%.*]], label [[FOR_END:%.*]] |
| 187 | +// CHECK:for.body: |
| 188 | +// CHECK-NEXT: br label [[FOR_INC:%.*]] |
| 189 | +// CHECK:for.inc: |
| 190 | +// CHECK-NEXT: [[TMP1:%.*]] = load i32, ptr [[I]], align 4 |
| 191 | +// CHECK-NEXT: [[INC:%.*]] = add nsw i32 [[TMP1]], 1 |
| 192 | +// CHECK-NEXT: store i32 [[INC]], ptr [[I]], align 4 |
| 193 | +// CHECK-NEXT: br label [[FOR_COND:%.*]] |
| 194 | +// CHECK:for.end: |
| 195 | +// CHECK-NEXT: ret void |
| 196 | +// CHECK-NEXT:} |
| 197 | + |
| 198 | +#endif |
0 commit comments