Skip to content

Commit 395376d

Browse files
committed
fixup! update comments
1 parent 2a71d04 commit 395376d

File tree

1 file changed

+3
-4
lines changed

1 file changed

+3
-4
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -16316,11 +16316,10 @@ static SDValue performVP_STORECombine(SDNode *N, SelectionDAG &DAG,
1631616316
return SDValue();
1631716317

1631816318
SDValue StoreMask = VPStore->getMask();
16319-
// If Mask is not all 1's, try to replace the mask if it's opcode
16320-
// is EXPERIMENTAL_VP_REVERSE and it's operand can be directly extracted.
16319+
// If Mask is all ones, then load is unmasked and can be reversed.
1632116320
if (!isOneOrOneSplat(StoreMask)) {
16322-
// Check if the mask of vp.reverse in vp.store are all 1's and
16323-
// the length of mask is same as evl.
16321+
// If the mask is not all ones, we can reverse the store if the mask was
16322+
// also reversed by an unmasked vp.reverse with the same EVL.
1632416323
if (StoreMask.getOpcode() != ISD::EXPERIMENTAL_VP_REVERSE ||
1632516324
!isOneOrOneSplat(StoreMask.getOperand(1)) ||
1632616325
StoreMask.getOperand(2) != VPStore->getVectorLength())

0 commit comments

Comments
 (0)