Skip to content

Commit 83f93b6

Browse files
committed
Updating .gitmodules file.
Updated using 0.0.post152 from https://github.com/litex-hub/litex-data-auto
1 parent 13d18df commit 83f93b6

File tree

1 file changed

+12
-0
lines changed

1 file changed

+12
-0
lines changed

.gitmodules

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
[submodule "pythondata_cpu_sentinel/sources/tests/upstream/riscv-tests"]
2+
path = pythondata_cpu_sentinel/sources/tests/upstream/riscv-tests
3+
url = https://github.com/riscv/riscv-tests
4+
[submodule "pythondata_cpu_sentinel/sources/tests/formal/riscv-formal"]
5+
path = pythondata_cpu_sentinel/sources/tests/formal/riscv-formal
6+
url = https://github.com/YosysHQ/riscv-formal
7+
[submodule "pythondata_cpu_sentinel/sources/tests/riscof/sail-riscv"]
8+
path = pythondata_cpu_sentinel/sources/tests/riscof/sail-riscv
9+
url = https://github.com/riscv/sail-riscv.git
10+
[submodule "pythondata_cpu_sentinel/sources/tests/riscof/riscv-arch-test"]
11+
path = pythondata_cpu_sentinel/sources/tests/riscof/riscv-arch-test
12+
url = https://github.com/riscv-non-isa/riscv-arch-test

0 commit comments

Comments
 (0)