Skip to content

Commit a15b513

Browse files
committed
Merge branch 'for-next' into for-linus
Pull the 6.5-devel branch for upstreaming. Signed-off-by: Takashi Iwai <tiwai@suse.de>
2 parents e94f1f9 + 4e08713 commit a15b513

File tree

302 files changed

+14628
-5121
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

302 files changed

+14628
-5121
lines changed

Documentation/block/index.rst

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -18,7 +18,6 @@ Block
1818
kyber-iosched
1919
null_blk
2020
pr
21-
request
2221
stat
2322
switching-sched
2423
writeback_cache_control

Documentation/block/request.rst

Lines changed: 0 additions & 99 deletions
This file was deleted.

Documentation/devicetree/bindings/media/i2c/ovti,ov2685.yaml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -49,6 +49,7 @@ properties:
4949

5050
properties:
5151
data-lanes:
52+
minItems: 1
5253
maxItems: 2
5354

5455
required:

Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-common.yaml

Lines changed: 2 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -17,20 +17,11 @@ description:
1717
properties:
1818
clocks:
1919
minItems: 3
20-
items:
21-
- description: PCIe bridge clock.
22-
- description: PCIe bus clock.
23-
- description: PCIe PHY clock.
24-
- description: Additional required clock entry for imx6sx-pcie,
25-
imx6sx-pcie-ep, imx8mq-pcie, imx8mq-pcie-ep.
20+
maxItems: 4
2621

2722
clock-names:
2823
minItems: 3
29-
items:
30-
- const: pcie
31-
- const: pcie_bus
32-
- enum: [ pcie_phy, pcie_aux ]
33-
- enum: [ pcie_inbound_axi, pcie_aux ]
24+
maxItems: 4
3425

3526
num-lanes:
3627
const: 1

Documentation/devicetree/bindings/pci/fsl,imx6q-pcie-ep.yaml

Lines changed: 38 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -31,6 +31,19 @@ properties:
3131
- const: dbi
3232
- const: addr_space
3333

34+
clocks:
35+
minItems: 3
36+
items:
37+
- description: PCIe bridge clock.
38+
- description: PCIe bus clock.
39+
- description: PCIe PHY clock.
40+
- description: Additional required clock entry for imx6sx-pcie,
41+
imx6sx-pcie-ep, imx8mq-pcie, imx8mq-pcie-ep.
42+
43+
clock-names:
44+
minItems: 3
45+
maxItems: 4
46+
3447
interrupts:
3548
items:
3649
- description: builtin eDMA interrupter.
@@ -49,6 +62,31 @@ required:
4962
allOf:
5063
- $ref: /schemas/pci/snps,dw-pcie-ep.yaml#
5164
- $ref: /schemas/pci/fsl,imx6q-pcie-common.yaml#
65+
- if:
66+
properties:
67+
compatible:
68+
enum:
69+
- fsl,imx8mq-pcie-ep
70+
then:
71+
properties:
72+
clocks:
73+
minItems: 4
74+
clock-names:
75+
items:
76+
- const: pcie
77+
- const: pcie_bus
78+
- const: pcie_phy
79+
- const: pcie_aux
80+
else:
81+
properties:
82+
clocks:
83+
maxItems: 3
84+
clock-names:
85+
items:
86+
- const: pcie
87+
- const: pcie_bus
88+
- const: pcie_aux
89+
5290

5391
unevaluatedProperties: false
5492

Documentation/devicetree/bindings/pci/fsl,imx6q-pcie.yaml

Lines changed: 77 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -40,6 +40,19 @@ properties:
4040
- const: dbi
4141
- const: config
4242

43+
clocks:
44+
minItems: 3
45+
items:
46+
- description: PCIe bridge clock.
47+
- description: PCIe bus clock.
48+
- description: PCIe PHY clock.
49+
- description: Additional required clock entry for imx6sx-pcie,
50+
imx6sx-pcie-ep, imx8mq-pcie, imx8mq-pcie-ep.
51+
52+
clock-names:
53+
minItems: 3
54+
maxItems: 4
55+
4356
interrupts:
4457
items:
4558
- description: builtin MSI controller.
@@ -77,6 +90,70 @@ required:
7790
allOf:
7891
- $ref: /schemas/pci/snps,dw-pcie.yaml#
7992
- $ref: /schemas/pci/fsl,imx6q-pcie-common.yaml#
93+
- if:
94+
properties:
95+
compatible:
96+
enum:
97+
- fsl,imx6sx-pcie
98+
then:
99+
properties:
100+
clocks:
101+
minItems: 4
102+
clock-names:
103+
items:
104+
- const: pcie
105+
- const: pcie_bus
106+
- const: pcie_phy
107+
- const: pcie_inbound_axi
108+
109+
- if:
110+
properties:
111+
compatible:
112+
enum:
113+
- fsl,imx8mq-pcie
114+
then:
115+
properties:
116+
clocks:
117+
minItems: 4
118+
clock-names:
119+
items:
120+
- const: pcie
121+
- const: pcie_bus
122+
- const: pcie_phy
123+
- const: pcie_aux
124+
125+
- if:
126+
properties:
127+
compatible:
128+
enum:
129+
- fsl,imx6q-pcie
130+
- fsl,imx6qp-pcie
131+
- fsl,imx7d-pcie
132+
then:
133+
properties:
134+
clocks:
135+
maxItems: 3
136+
clock-names:
137+
items:
138+
- const: pcie
139+
- const: pcie_bus
140+
- const: pcie_phy
141+
142+
- if:
143+
properties:
144+
compatible:
145+
enum:
146+
- fsl,imx8mm-pcie
147+
- fsl,imx8mp-pcie
148+
then:
149+
properties:
150+
clocks:
151+
maxItems: 3
152+
clock-names:
153+
items:
154+
- const: pcie
155+
- const: pcie_bus
156+
- const: pcie_aux
80157

81158
unevaluatedProperties: false
82159

Documentation/networking/bonding.rst

Lines changed: 5 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -776,10 +776,11 @@ peer_notif_delay
776776
Specify the delay, in milliseconds, between each peer
777777
notification (gratuitous ARP and unsolicited IPv6 Neighbor
778778
Advertisement) when they are issued after a failover event.
779-
This delay should be a multiple of the link monitor interval
780-
(arp_interval or miimon, whichever is active). The default
781-
value is 0 which means to match the value of the link monitor
782-
interval.
779+
This delay should be a multiple of the MII link monitor interval
780+
(miimon).
781+
782+
The valid range is 0 - 300000. The default value is 0, which means
783+
to match the value of the MII link monitor interval.
783784

784785
prio
785786
Slave priority. A higher number means higher priority.

Documentation/networking/index.rst

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -116,8 +116,8 @@ Contents:
116116
udplite
117117
vrf
118118
vxlan
119-
x25-iface
120119
x25
120+
x25-iface
121121
xfrm_device
122122
xfrm_proc
123123
xfrm_sync

Documentation/networking/x25-iface.rst

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,8 +1,7 @@
11
.. SPDX-License-Identifier: GPL-2.0
22
3-
============================-
43
X.25 Device Driver Interface
5-
============================-
4+
============================
65

76
Version 1.1
87

Documentation/sound/cards/audigy-mixer.rst

Lines changed: 19 additions & 19 deletions
Original file line numberDiff line numberDiff line change
@@ -227,7 +227,7 @@ PCM stream related controls
227227

228228
name='EMU10K1 PCM Volume',index 0-31
229229
------------------------------------
230-
Channel volume attenuation in range 0-0xffff. The maximum value (no
230+
Channel volume attenuation in range 0-0x1fffd. The middle value (no
231231
attenuation) is default. The channel mapping for three values is
232232
as follows:
233233

@@ -240,30 +240,30 @@ name='EMU10K1 PCM Send Routing',index 0-31
240240
This control specifies the destination - FX-bus accumulators. There are 24
241241
values in this mapping:
242242

243-
* 0 - mono, A destination (FX-bus 0-63), default 0
244-
* 1 - mono, B destination (FX-bus 0-63), default 1
245-
* 2 - mono, C destination (FX-bus 0-63), default 2
246-
* 3 - mono, D destination (FX-bus 0-63), default 3
247-
* 4 - mono, E destination (FX-bus 0-63), default 0
248-
* 5 - mono, F destination (FX-bus 0-63), default 0
249-
* 6 - mono, G destination (FX-bus 0-63), default 0
250-
* 7 - mono, H destination (FX-bus 0-63), default 0
251-
* 8 - left, A destination (FX-bus 0-63), default 0
252-
* 9 - left, B destination (FX-bus 0-63), default 1
243+
* 0 - mono, A destination (FX-bus 0-63), default 0
244+
* 1 - mono, B destination (FX-bus 0-63), default 1
245+
* 2 - mono, C destination (FX-bus 0-63), default 2
246+
* 3 - mono, D destination (FX-bus 0-63), default 3
247+
* 4 - mono, E destination (FX-bus 0-63), default 4
248+
* 5 - mono, F destination (FX-bus 0-63), default 5
249+
* 6 - mono, G destination (FX-bus 0-63), default 6
250+
* 7 - mono, H destination (FX-bus 0-63), default 7
251+
* 8 - left, A destination (FX-bus 0-63), default 0
252+
* 9 - left, B destination (FX-bus 0-63), default 1
253253
* 10 - left, C destination (FX-bus 0-63), default 2
254254
* 11 - left, D destination (FX-bus 0-63), default 3
255-
* 12 - left, E destination (FX-bus 0-63), default 0
256-
* 13 - left, F destination (FX-bus 0-63), default 0
257-
* 14 - left, G destination (FX-bus 0-63), default 0
258-
* 15 - left, H destination (FX-bus 0-63), default 0
255+
* 12 - left, E destination (FX-bus 0-63), default 4
256+
* 13 - left, F destination (FX-bus 0-63), default 5
257+
* 14 - left, G destination (FX-bus 0-63), default 6
258+
* 15 - left, H destination (FX-bus 0-63), default 7
259259
* 16 - right, A destination (FX-bus 0-63), default 0
260260
* 17 - right, B destination (FX-bus 0-63), default 1
261261
* 18 - right, C destination (FX-bus 0-63), default 2
262262
* 19 - right, D destination (FX-bus 0-63), default 3
263-
* 20 - right, E destination (FX-bus 0-63), default 0
264-
* 21 - right, F destination (FX-bus 0-63), default 0
265-
* 22 - right, G destination (FX-bus 0-63), default 0
266-
* 23 - right, H destination (FX-bus 0-63), default 0
263+
* 20 - right, E destination (FX-bus 0-63), default 4
264+
* 21 - right, F destination (FX-bus 0-63), default 5
265+
* 22 - right, G destination (FX-bus 0-63), default 6
266+
* 23 - right, H destination (FX-bus 0-63), default 7
267267

268268
Don't forget that it's illegal to assign a channel to the same FX-bus accumulator
269269
more than once (it means 0=0 && 1=0 is an invalid combination).

0 commit comments

Comments
 (0)