Commits

Branch selector

 master

User selector

All users

All time

Commit History

Commits on Nov 4, 2016

• tilelink2 Filter: make transfer cap robust against large filters

  

  terpstra

  authored and

  hcook

  committed
  9d77e34

  Copy full SHA for 9d77e34

• coreplex: make 'mem' port an Option until we can use a Seq

  

  terpstra

  authored and

  hcook

  committed
  4a2cf64

  Copy full SHA for 4a2cf64

• coreplex: rename BankedL2 trait to BankedL2CoherenceManagers

  

  terpstra

  authored and

  hcook

  committed
  8f757a9

  Copy full SHA for 8f757a9

• tilelink2 Broadcast: support "bufferless" implementation

  

  terpstra

  authored and

  hcook

  committed
  b8df59f

  Copy full SHA for b8df59f

• tilelink2 Broadcast: only support caching readable devices

  

  terpstra

  authored and

  hcook

  committed
  14800f8

  Copy full SHA for 14800f8

• coreplex: fix BankedL2 line width

  

  terpstra

  authored and

  hcook

  committed
  d03046d

  Copy full SHA for d03046d

• Merge pull request #432 from ucb-bar/tl2-address-filtering

  Show description for ea60279
  terpstra

  authored
  ea60279

  Copy full SHA for ea60279

• coreplex: TileLink2 l1tol2 memory channels

  terpstra

  committed
  da3cc3b

  Copy full SHA for da3cc3b

• tilelink2 Broadcast: add special case handling for 0 cached clients

  terpstra

  committed
  0f3947b

  Copy full SHA for 0f3947b

• tilelink2 Xbar: merge the AddressSets of fractured managers

  terpstra

  committed
  ba3c832

  Copy full SHA for ba3c832

• tilelink2: Filter adapter removes some of the address space

  terpstra

  committed
  55326c2

  Copy full SHA for 55326c2

Commits on Nov 3, 2016

• Merge pull request #431 from ucb-bar/tl2-broadcast

  Show description for 163b757
  terpstra

  authored
  163b757

  Copy full SHA for 163b757

• tilelink2: broadcast coherence manager

  terpstra

  committed
  86ba947

  Copy full SHA for 86ba947

• tilelink2 Parameters: sinkId is per port, not per manager

  terpstra

  committed
  d067e87

  Copy full SHA for d067e87

Commits on Oct 31, 2016

• Merge pull request #424 from ucb-bar/coreplex-cake

  Show description for 1b01605
  terpstra

  authored
  1b01605

  Copy full SHA for 1b01605

• tilelink2 AtomicAutomata: fix AccessAck on same cycle as PutFull

  Show description for ed4224d
  terpstra

  committed
  ed4224d

  Copy full SHA for ed4224d

• coreplex: rename trait CoreplexRISCVPlatform

  Show description for f83d1d0
  terpstra

  committed
  f83d1d0

  Copy full SHA for f83d1d0

• rocketchip: connect rtcTick to coreplex

  terpstra

  committed
  f943c5d

  Copy full SHA for f943c5d

• coreplex: reattach clint interrupt

  terpstra

  committed
  4a0b298

  Copy full SHA for 4a0b298

• Plic: skip reserved interrupt in interrupt map printout

  terpstra

  committed
  a12fea5

  Copy full SHA for a12fea5

• rocketchip: must create bundles within Module scope

  Show description for aabd17d
  terpstra

  committed
  aabd17d

  Copy full SHA for aabd17d

• coreplex: one IntNode per tile

  terpstra

  committed
  d52615c

  Copy full SHA for d52615c

• coreplex: make it possible to override the ConfigString

  terpstra

  committed
  e97844f

  Copy full SHA for e97844f

• rocketchip: avoid using the nearly defunct GlobalAddrMap

  terpstra

  committed
  4de1822

  Copy full SHA for 4de1822

• rocketchip: pull rtcTick out of the coreplex

  terpstra

  committed
  688e1bf

  Copy full SHA for 688e1bf

• rocketchip: use self-type constraints

  terpstra

  committed
  5bca13e

  Copy full SHA for 5bca13e

• rocketchip: use self-type

  terpstra

  committed
  d51b0b5

  Copy full SHA for d51b0b5

• coreplex: fix TinyConfig

  terpstra

  committed
  841a314

  Copy full SHA for 841a314

• rocketchip: use TileLink2 interrupts

  terpstra

  committed
  ba529c3

  Copy full SHA for ba529c3

• coreplex: use self-type constraints

  terpstra

  committed
  6505431

  Copy full SHA for 6505431

• rocketchip: reduce number of type parameters

  terpstra

  committed
  ac88602

  Copy full SHA for ac88602

• tilelink2 HintHandler: delay answers to help TL1 legacy clients

  terpstra

  committed
  043ed48

  Copy full SHA for 043ed48

• rocketchip Periphery: move atomics before WidthWidget => 64-bit AMOs

  terpstra

  committed
  72a7948

  Copy full SHA for 72a7948

• diplomacy: print out bus widths on edges in agent graph

  terpstra

  committed
  015c3b8

  Copy full SHA for 015c3b8

• rocket scratchpad: support atomics

  terpstra

  committed
  92ee498

  Copy full SHA for 92ee498

Pagination

Previous

Next