We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 574ca5a commit d6954bcCopy full SHA for d6954bc
.gitignore
@@ -52,3 +52,6 @@ docs/_build
52
# Verilog files
53
# There must be a very good reason for someone to add a verilog file to the repo
54
.v
55
+
56
+# ipynb
57
+.ipynb_checkpoints
0 commit comments