Skip to content
View kerimturak's full-sized avatar
🎯
Focusing
🎯
Focusing
13 followers · 9 following
  • 03:41 (UTC +03:00)

Block or report kerimturak

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
kerimturak/README.md

👋 Welcome to My GitHub!

Hi there! Thank you for stopping by my GitHub repository. Here, I share my work on embedded systems, computer architecture, RISC-V, rtl design and verification. My goals are:

  • 🚀 Building useful tools and projects,
  • 🛠️ Contributing to the open-source community,
  • 🎓 Supporting learning and knowledge sharing.

About Me 🌟

  • Name: Kerim Turak
  • Interests: embedded systems, computer architecture, RISC-V, rtl design and verification, machine learning, signal processing, python, c, c++, c#, matlab/octave, verilog hdl, html & css
  • Goals: To expand open-source projects and foster collaboration!

What You'll Find Here ✨

  • 📂 My Projects:
    • tcore-rv32imc
    • cache uvm
  • 📚 Guides and Documentation: For those who want to learn or contribute to my work.
  • 🤝 Call for Contributions: Want to contribute? Feel free to share your ideas or code!

Connect with Me! 📫

Thank You and Happy Coding! 🎉

Feedback, suggestions, and contributions are always welcome!

Popular repositories Loading

  1. tcore-rv32imc tcore-rv32imc Public

    SystemVerilog 11

  2. cache-uvm cache-uvm Public

    SystemVerilog 4

  3. kerimturak kerimturak Public

    Config files for my GitHub profile.

  4. fpga fpga Public

    SystemVerilog

  5. Synchronous-FIFO Synchronous-FIFO Public

    SystemVerilog

  6. uart-with-fifo uart-with-fifo Public

    SystemVerilog