-
Notifications
You must be signed in to change notification settings - Fork 0
Serial data processing module design/implementation using VHDL.
License
jtsimons/SDPM
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
Program: Serial Data Processing Module Author: Jacob Simons Date Published: November 8, 2022 This program represents the design and implementation of a serial data processing module using shift registers for I/O. Originally produced as a course project for ECE 4525 at Western Michigan University, designed for use with a Digilent Nexys A7 FPGA development board.
About
Serial data processing module design/implementation using VHDL.
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published