Skip to content

Conversation

@jakubcabal
Copy link
Owner

  • Added double FF for safe CDC.
  • Fixed fake received transaction after FPGA boot without reset.
  • Added more precisely clock dividers, dividing with rounding.
  • UART loopback example is for CYC1000 board now.

@jakubcabal jakubcabal changed the title Pull version 1.2 of UART module to master. Merge version 1.2 of UART module to master. Dec 23, 2019
@jakubcabal jakubcabal merged commit e556cb6 into master Dec 23, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant