@@ -569,8 +569,8 @@ void L3G4200D::setBlockDataUpdateEnabled(bool enabled) {
569
569
* @see L3G4200D_BDU_BIT
570
570
*/
571
571
bool L3G4200D::getBlockDataUpdateEnabled () {
572
- return I2Cdev::readBit (devAddr, L3G4200D_RA_CTRL_REG4, L3G4200D_BDU_BIT,
573
- buffer) ;
572
+ I2Cdev::readBit (devAddr, L3G4200D_RA_CTRL_REG4, L3G4200D_BDU_BIT, buffer);
573
+ return buffer[ 0 ] ;
574
574
}
575
575
576
576
/* * Set the data endian mode
@@ -595,8 +595,9 @@ void L3G4200D::setEndianMode(bool endianness) {
595
595
* @see L3G4200D_LITTLE_ENDIAN
596
596
*/
597
597
bool L3G4200D::getEndianMode () {
598
- return I2Cdev::readBit (devAddr, L3G4200D_RA_CTRL_REG4, L3G4200D_BLE_BIT,
598
+ I2Cdev::readBit (devAddr, L3G4200D_RA_CTRL_REG4, L3G4200D_BLE_BIT,
599
599
buffer);
600
+ return buffer[0 ];
600
601
}
601
602
602
603
/* * Set the full scale of the data output (in dps)
@@ -634,8 +635,9 @@ void L3G4200D::setFullScale(uint16_t scale) {
634
635
* @see L3G4200D_FS_2000
635
636
*/
636
637
uint16_t L3G4200D::getFullScale () {
637
- uint8_t readBits = I2Cdev::readBits (devAddr, L3G4200D_RA_CTRL_REG4,
638
+ I2Cdev::readBits (devAddr, L3G4200D_RA_CTRL_REG4,
638
639
L3G4200D_FS_BIT, L3G4200D_FS_LENGTH, buffer);
640
+ uint8_t readBits = buffer[0 ];
639
641
640
642
if (readBits == L3G4200D_FS_250) {
641
643
return 250 ;
@@ -671,8 +673,9 @@ void L3G4200D::setSelfTestMode(uint8_t mode) {
671
673
* @see L3G4200D_SELF_TEST_1
672
674
*/
673
675
uint8_t L3G4200D::getSelfTestMode () {
674
- return I2Cdev::readBits (devAddr, L3G4200D_RA_CTRL_REG4, L3G4200D_ST_BIT,
676
+ I2Cdev::readBits (devAddr, L3G4200D_RA_CTRL_REG4, L3G4200D_ST_BIT,
675
677
L3G4200D_ST_LENGTH, buffer);
678
+ return buffer[0 ];
676
679
}
677
680
678
681
/* * Set the SPI mode
@@ -694,8 +697,9 @@ void L3G4200D::setSPIMode(bool mode) {
694
697
* @see L3G4200D_SPI_3_WIRE
695
698
*/
696
699
bool L3G4200D::getSPIMode () {
697
- return I2Cdev::readBit (devAddr, L3G4200D_RA_CTRL_REG4, L3G4200D_SIM_BIT,
700
+ I2Cdev::readBit (devAddr, L3G4200D_RA_CTRL_REG4, L3G4200D_SIM_BIT,
698
701
buffer);
702
+ return buffer[0 ];
699
703
}
700
704
701
705
// CTRL_REG5 register, r/w
0 commit comments