Skip to content

[SYCL][FPGA] Prepare future implementation of experimental pipe properties #5886

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
16 changes: 15 additions & 1 deletion sycl/include/sycl/ext/intel/experimental/pipes.hpp
Original file line number Diff line number Diff line change
Expand Up @@ -12,14 +12,28 @@
#include <CL/__spirv/spirv_ops.hpp>
#include <CL/__spirv/spirv_types.hpp>
#include <CL/sycl/stl.hpp>
#include <sycl/ext/oneapi/properties/properties.hpp>
#include <type_traits>

__SYCL_INLINE_NAMESPACE(cl) {
namespace sycl {
namespace ext {
namespace intel {
namespace experimental {

template <class _name, class _dataT, int32_t _min_capacity = 0> class pipe {
template <class _name, class _dataT, int32_t _min_capacity = 0,
class _propertiesT = decltype(oneapi::experimental::properties{}),
class = void>
class pipe {
static_assert(std::is_same_v<_propertiesT,
decltype(oneapi::experimental::properties{})>,
"experimental pipe properties are not yet implemented");
};

template <class _name, class _dataT, int32_t _min_capacity, class _propertiesT>
class pipe<_name, _dataT, _min_capacity, _propertiesT,
std::enable_if_t<std::is_same_v<
_propertiesT, decltype(oneapi::experimental::properties{})>>> {
public:
// Non-blocking pipes
// Reading from pipe is lowered to SPIR-V instruction OpReadPipe via SPIR-V
Expand Down