[SYCL] Enable SPV_INTEL_runtime_aligned for FPGA only #5299
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
…A H/W Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
MrSidims
changed the title
bader
changed the title
MrSidims
force-pushed
the
SPV_INTEL_runtime_aligned
branch
from
d826c04 to
8b61262
Compare
|
/summary:run |
|
Created to fix pre-commit issues from #5111 (this PR added here as well). |
|
Looks like pre-commit is passing with the clang FE patch (CUDA failure is a known issue). Reverting back to only Driver changes. |
MrSidims
force-pushed
the
SPV_INTEL_runtime_aligned
branch
from
8b61262 to
d826c04
Compare
AGindinson
reviewed
Jan 13, 2022
AGindinson
approved these changes
Jan 13, 2022
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Signed-off-by: Dmitry Sidorov dmitry.sidorov@intel.com