Skip to content

[BuildBot]Uplift CPU/FPGAEMU RT version #5078

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Dec 8, 2021
Merged

Conversation

yanfeng3721
Copy link
Contributor

@yanfeng3721 yanfeng3721 commented Dec 3, 2021

OpenCL CPU RT: 2021.12.9.0.24 -> 2021.13.11.0.23
OpenCL FPGAEMU RT: 2021.12.9.0.24 -> 2021.13.11.0.23
TBB Linux: 2021.4.0.569 -> 2021.5.0
TBB Win: 2021.4.0.561 -> 2021.5.0
OpenCL FPGA RT Linux: 20210805_000004 -> 20211014_000004
OpenCL FPGA RT Windows: 20210805_000004 -> 20211014_000004

OpenCL CPU RT: 2021.12.9.0.24 -> 2021.13.11.0.23
OpenCL FPGAEMU RT: 2021.12.9.0.24 -> 2021.13.11.0.23
TBB Linux: 2021.4.0.569 -> 2021.5.0
TBB Win: 2021.4.0.569 -> 2021.5.0
OpenCL FPGA RT Linux: 20210805_000004 -> 20211014_000004
OpenCL FPGA RT Windows: 20210805_000004 -> 20211014_000004
@vladimirlaz
Copy link
Contributor

/summary:run

@vladimirlaz vladimirlaz self-assigned this Dec 7, 2021
@vladimirlaz vladimirlaz self-requested a review December 7, 2021 05:58
@vladimirlaz vladimirlaz marked this pull request as ready for review December 7, 2021 15:44
@vladimirlaz vladimirlaz requested a review from bader as a code owner December 7, 2021 15:44
@vladimirlaz
Copy link
Contributor

@tfzhu, could you make sure that dependency release is available under the links?

@vladimirlaz vladimirlaz merged commit a94b8d4 into sycl Dec 8, 2021
@vladimirlaz vladimirlaz deleted the Uplift-CPU-FPGA-RT branch December 8, 2021 06:36
alexbatashev added a commit to alexbatashev/llvm that referenced this pull request Dec 11, 2021
* upstream/sycl: (725 commits)
  [SYCL] Translate ZE_RESULT_ERROR_INVALID_ARGUMENT error code from L0 RT (intel#5122)
  [SYCL][L0][Plugin] Call ZeCommandQueueCreate on demand (intel#5109)
  [SYCL] Switch to using blocking USM free for OpenCL GPU (intel#4928)
  [CI] Disable pack and upload steps (intel#5119)
  [SYCL] Disable submission of AssertInfoCopier for FPGA (intel#4780)
  [SYCL][SPIRV] Implement islessgreater with FOrdNotEqual instead (intel#5076)
  [SYCL] Fix typo in the name of the host-visible pool (intel#5073)
  [SYCL] Only call shutdown when DLL is being unloaded, not when process is terminating (intel#4983)
  [SYCL][CUDA][PI] Fix infinite loop when parallel_for range exceeds INT_MAX (intel#5095)
  [SYCL] Translate out-of-memory error codes from L0 RT (intel#5107)
  [SYCL] Fix a few warnings during build scripts configuration (intel#5082)
  [SYCL] Fix amdgpu openmp test (intel#5103)
  [SYCL] [FPGA] Create experimental headers for FPGA latency control (intel#5066)
  [SYCL][CUDA] Don't enqueue an event wait on same CUDA stream (intel#5099)
  Remove PR disable template (intel#5102)
  [BuildBot]Uplift CPU/FPGAEMU RT version (intel#5078)
  [SYCL] Fix the test to not depend on a specific line. (intel#5092)
  [CI] Provide libclc targets to build and test (intel#5091)
  Fix build of `check-llvm-spirv` target after 8f8001a
  Force opt to use new pass manager in pr52289 test after c34d157
  ...
alexbatashev added a commit to alexbatashev/llvm that referenced this pull request Dec 12, 2021
* upstream/sycl:
  [CI] Add container users to video group (intel#5101)
  [CI] More typo fixes in Nightly build (intel#5088)
  Revert "[CI] Disable pack and upload steps (intel#5119)" (intel#5125)
  [SYCL] Translate ZE_RESULT_ERROR_INVALID_ARGUMENT error code from L0 RT (intel#5122)
  [SYCL][L0][Plugin] Call ZeCommandQueueCreate on demand (intel#5109)
  [SYCL] Switch to using blocking USM free for OpenCL GPU (intel#4928)
  [CI] Disable pack and upload steps (intel#5119)
  [SYCL] Disable submission of AssertInfoCopier for FPGA (intel#4780)
  [SYCL][SPIRV] Implement islessgreater with FOrdNotEqual instead (intel#5076)
  [SYCL] Fix typo in the name of the host-visible pool (intel#5073)
  [SYCL] Only call shutdown when DLL is being unloaded, not when process is terminating (intel#4983)
  [SYCL][CUDA][PI] Fix infinite loop when parallel_for range exceeds INT_MAX (intel#5095)
  [SYCL] Translate out-of-memory error codes from L0 RT (intel#5107)
  [SYCL] Fix a few warnings during build scripts configuration (intel#5082)
  [SYCL] Fix amdgpu openmp test (intel#5103)
  [SYCL] [FPGA] Create experimental headers for FPGA latency control (intel#5066)
  [SYCL][CUDA] Don't enqueue an event wait on same CUDA stream (intel#5099)
  Remove PR disable template (intel#5102)
  [BuildBot]Uplift CPU/FPGAEMU RT version (intel#5078)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants