Skip to content

[BuildBot] Uplift CPU/FPGAEMU RT version for CI Process #3338

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 5 commits into from
Mar 12, 2021
Merged

Conversation

yanfeng3721
Copy link
Contributor

OpenCL CPU RT: 2021.11.3.0.02 -> 2021.11.3.0.09
OpenCL FPGAEMU RT: 2021.11.3.0.02 -> 2021.11.3.0.09
OpenCL FPGA RT Linux: 20201021_000005 -> 20210205_000003

@yanfeng3721
Copy link
Contributor Author

/summary:run

@yanfeng3721 yanfeng3721 marked this pull request as ready for review March 12, 2021 08:32
@yanfeng3721 yanfeng3721 requested a review from bader as a code owner March 12, 2021 08:32
@bader bader requested a review from vladimirlaz March 12, 2021 08:33
Copy link
Contributor

@bader bader left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM, but I'd like @vladimirlaz to take a look.

@bader bader merged commit a58d869 into sycl Mar 12, 2021
@bader bader deleted the CPU_FPGA_uplift branch March 12, 2021 09:32
@yanfeng3721 yanfeng3721 restored the CPU_FPGA_uplift branch March 12, 2021 12:09
@yanfeng3721 yanfeng3721 deleted the CPU_FPGA_uplift branch March 12, 2021 12:30
alexbatashev pushed a commit to alexbatashev/llvm that referenced this pull request Mar 15, 2021
* upstream/sycl:
  Add ITT stubs and wrappers for SPIR-V devices (intel#3279)
  [SYCL] Add zero argument version of buffer::reinterpret() for SYCL 2020 (intel#3333)
  [SYCL] Restore old behavior of get() method (intel#3356)
  [Driver][SYCL][FPGA] Improve FPGA AOT when using Triple (intel#3330)
  [SYCL] Revert support for pinned_host_memory extension in Level-Zero backend. Make it a NOP (intel#3349)
  [SYCL] Remove redundant build options processing (intel#3342)
  [SYCL][NFC] Factor out GenXIntrinsics git repo tag. (intel#3351)
  [SYCL] Add coarse-grained debug aid for finding imbalance in Level-Zero alloc/free (intel#3334)
  [SYCL] Sub-group load/store for raw pointers (intel#3255)
  [SYCL] Fix more unused variables warnings (intel#3352)
  [BuildBot] Uplift CPU/FPGAEMU RT version for CI Process  (intel#3338)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants