Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[SYCL] Don't expose vector of booleans as storage format #1419

Merged
merged 7 commits into from
Mar 31, 2020

Conversation

bader
Copy link
Contributor

@bader bader commented Mar 28, 2020

This reverts commit 1b8c008.
Revert "[SYCL] Enable ext_vector_type of boolean type for SYCL language."

Replaces vector of booleans with vector of integers to store results of
logical/relational operations.

Similar change is propagated to SPIR-V built-ins declarations.

Signed-off-by: Mariya Podchishchaeva mariya.podchishchaeva@intel.com
Signed-off-by: Alexey Bader alexey.bader@intel.com

bader added 3 commits March 28, 2020 09:53
This reverts commit 1b8c008.
Revert "[SYCL] Enable ext_vector_type of boolean type for SYCL language."

Replaces vector of booleans with vector of integers to store results of
logical/relational operations.

Similar change is propagated to SPIR-V built-ins declarations.

Signed-off-by: Mariya Podchishchaeva <mariya.podchishchaeva@intel.com>
Signed-off-by: Alexey Bader <alexey.bader@intel.com>
Signed-off-by: Alexey Bader <alexey.bader@intel.com>
Signed-off-by: Alexey Bader <alexey.bader@intel.com>
@Fznamznon Fznamznon linked an issue Mar 30, 2020 that may be closed by this pull request
bader added 2 commits March 31, 2020 13:26
Signed-off-by: Alexey Bader <alexey.bader@intel.com>
Signed-off-by: Alexey Bader <alexey.bader@intel.com>
Fznamznon
Fznamznon previously approved these changes Mar 31, 2020
clang/lib/Sema/SPIRVBuiltins.td Outdated Show resolved Hide resolved
clang/lib/Sema/SPIRVBuiltins.td Show resolved Hide resolved
bader and others added 2 commits March 31, 2020 17:07
Signed-off-by: Alexey Bader alexey.bader@intel.com

Co-Authored-By: Victor Lomuller <victor@codeplay.com>
Signed-off-by: Alexey Bader <alexey.bader@intel.com>
Copy link
Contributor

@Naghasan Naghasan left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@bader bader merged commit f43883b into intel:sycl Mar 31, 2020
@bader bader deleted the vector-of-bools branch March 31, 2020 16:12
alexbatashev pushed a commit to alexbatashev/llvm that referenced this pull request Apr 15, 2020
…c_abi_checks

* origin/sycl: (6966 commits)
  [NFC][SYCL] Do not add `sycl_device` attribute to OpenCL kernel (intel#1439)
  [SYCL][NFC] Move SYCL pipe metadata call to be inside the null check for D (intel#1436)
  [SYCL][NFC] Move template function definition to .h file (intel#1433)
  [SYCL] Don't expose vector of booleans as storage format (intel#1419)
  [SYCL] Don't throw exceptions from destructors (intel#1378)
  [BuildBot] Add support for multiple CMake options (intel#1434)
  [SYCL][NFC] Fix warning inline namespace reopened as no-inline (intel#1435)
  [SYCL] Check if loadPlugin returns a nullptr (intel#1411)
  [SYCL] Release notes for February'20 SYCL implementation update (intel#1400)
  [SYCL][Doc] Improve contribution guidelines (intel#1422)
  [BuildBot] Add --cmake-opts option to configure.py script (intel#1430)
  [SYCL] Enable non-read-write memory object mapping in scheduler (intel#1390)
  [SYCL][Driver] Do not store AOT-specific options in the image descriptor (intel#1428)
  [Driver][NFC] Fix string problem used for tracking duplicate triples (intel#1424)
  [SYCL][NFC] Use the non-deprecated setAlignment() in LowerWGScope (intel#1420)
  [SYCL][NFC] Fix formatting in GetStartedGuide (intel#1417)
  [NFC] Move CODEOWNERS file to enable GitHub automation (intel#1418)
  [SYCL] Add test for private array init by zeroes (intel#1402)
  [Driver][SYCL][FPGA] Adjust device and AOCX link order for FPGA (intel#1389)
  [SYCL] Change runtime check to assert in program_manager.cpp (intel#1413)
  ...
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Upstream bool vectors support for SYCL
3 participants