Skip to content

Commit 239ee3c

Browse files
committed
Merge remote-tracking branch 'origin/development' into development
2 parents 848a95f + 8b522b9 commit 239ee3c

File tree

3 files changed

+172
-36
lines changed

3 files changed

+172
-36
lines changed

info/cascadelake_mlc.txt

Lines changed: 67 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,67 @@
1+
Intel(R) Memory Latency Checker - v3.10
2+
*** Unable to modify prefetchers (try executing 'modprobe msr')
3+
*** So, enabling random access for latency measurements
4+
Measuring idle latencies for random access (in ns)...
5+
Numa node
6+
Numa node 0 1
7+
0 80.8 140.4
8+
1 141.6 81.5
9+
10+
Measuring Peak Injection Memory Bandwidths for the system
11+
Bandwidths are in MB/sec (1 MB/sec = 1,000,000 Bytes/sec)
12+
Using all the threads from each core if Hyper-threading is enabled
13+
Using traffic with the following read-write ratios
14+
ALL Reads : 225630.8
15+
3:1 Reads-Writes : 208349.9
16+
2:1 Reads-Writes : 206510.3
17+
1:1 Reads-Writes : 200031.8
18+
Stream-triad like: 187482.4
19+
20+
Measuring Memory Bandwidths between nodes within system
21+
Bandwidths are in MB/sec (1 MB/sec = 1,000,000 Bytes/sec)
22+
Using all the threads from each core if Hyper-threading is enabled
23+
Using Read-only traffic type
24+
Numa node
25+
Numa node 0 1
26+
0 113073.7 34305.5
27+
1 34322.2 112810.7
28+
29+
Measuring Loaded Latencies for the system
30+
Using all the threads from each core if Hyper-threading is enabled
31+
Using Read-only traffic type
32+
Inject Latency Bandwidth
33+
Delay (ns) MB/sec
34+
==========================
35+
00000 155.60 226127.7
36+
00002 156.23 226129.4
37+
00008 155.32 226082.8
38+
00015 155.90 226627.2
39+
00050 157.25 221318.3
40+
00100 119.65 181499.4
41+
00200 103.11 120242.4
42+
00300 97.46 87252.6
43+
00400 94.40 67737.9
44+
00500 94.95 55202.5
45+
00700 90.12 40541.6
46+
01000 88.52 29035.8
47+
01300 87.39 22709.1
48+
01700 88.36 17635.5
49+
02500 85.50 12323.4
50+
03500 84.00 9059.1
51+
05000 83.91 6582.9
52+
09000 86.54 3975.8
53+
20000 82.21 2240.7
54+
55+
Measuring cache-to-cache transfer latency (in ns)...
56+
Local Socket L2->L2 HIT latency 48.8
57+
Local Socket L2->L2 HITM latency 49.3
58+
Remote Socket L2->L2 HITM latency (data address homed in writer socket)
59+
Reader Numa Node
60+
Writer Numa Node 0 1
61+
0 - 114.1
62+
1 113.2 -
63+
Remote Socket L2->L2 HITM latency (data address homed in reader socket)
64+
Reader Numa Node
65+
Writer Numa Node 0 1
66+
0 - 114.0
67+
1 113.5 -

info/icelake_mlc.txt

Lines changed: 67 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,67 @@
1+
Intel(R) Memory Latency Checker - v3.10
2+
*** Unable to modify prefetchers (try executing 'modprobe msr')
3+
*** So, enabling random access for latency measurements
4+
Measuring idle latencies for random access (in ns)...
5+
Numa node
6+
Numa node 0 1
7+
0 89.2 142.7
8+
1 142.9 89.0
9+
10+
Measuring Peak Injection Memory Bandwidths for the system
11+
Bandwidths are in MB/sec (1 MB/sec = 1,000,000 Bytes/sec)
12+
Using all the threads from each core if Hyper-threading is enabled
13+
Using traffic with the following read-write ratios
14+
ALL Reads : 351762.1
15+
3:1 Reads-Writes : 313084.7
16+
2:1 Reads-Writes : 297154.4
17+
1:1 Reads-Writes : 291841.4
18+
Stream-triad like: 320198.4
19+
20+
Measuring Memory Bandwidths between nodes within system
21+
Bandwidths are in MB/sec (1 MB/sec = 1,000,000 Bytes/sec)
22+
Using all the threads from each core if Hyper-threading is enabled
23+
Using Read-only traffic type
24+
Numa node
25+
Numa node 0 1
26+
0 175690.9 55676.8
27+
1 55692.3 175912.6
28+
29+
Measuring Loaded Latencies for the system
30+
Using all the threads from each core if Hyper-threading is enabled
31+
Using Read-only traffic type
32+
Inject Latency Bandwidth
33+
Delay (ns) MB/sec
34+
==========================
35+
00000 264.04 351871.6
36+
00002 265.59 351747.1
37+
00008 259.87 351724.8
38+
00015 243.81 350234.2
39+
00050 184.82 327723.9
40+
00100 153.80 297201.4
41+
00200 109.56 173692.5
42+
00300 102.11 123303.1
43+
00400 99.73 95482.2
44+
00500 98.46 77827.2
45+
00700 100.06 56746.4
46+
01000 95.63 41144.3
47+
01300 95.68 32297.0
48+
01700 94.76 25179.4
49+
02500 94.09 17571.8
50+
03500 94.28 12837.9
51+
05000 93.89 9247.0
52+
09000 92.56 5483.5
53+
20000 91.23 2867.0
54+
55+
Measuring cache-to-cache transfer latency (in ns)...
56+
Local Socket L2->L2 HIT latency 60.1
57+
Local Socket L2->L2 HITM latency 64.2
58+
Remote Socket L2->L2 HITM latency (data address homed in writer socket)
59+
Reader Numa Node
60+
Writer Numa Node 0 1
61+
0 - 127.1
62+
1 127.2 -
63+
Remote Socket L2->L2 HITM latency (data address homed in reader socket)
64+
Reader Numa Node
65+
Writer Numa Node 0 1
66+
0 - 127.0
67+
1 127.4 -

info/skylake_mlc.txt

Lines changed: 38 additions & 36 deletions
Original file line numberDiff line numberDiff line change
@@ -1,65 +1,67 @@
1-
Intel(R) Memory Latency Checker - v3.5
2-
Measuring idle latencies (in ns)...
1+
Intel(R) Memory Latency Checker - v3.10
2+
*** Unable to modify prefetchers (try executing 'modprobe msr')
3+
*** So, enabling random access for latency measurements
4+
Measuring idle latencies for random access (in ns)...
35
Numa node
46
Numa node 0 1
5-
0 81.7 138.7
6-
1 135.1 80.5
7+
0 90.2 144.3
8+
1 143.2 89.1
79

810
Measuring Peak Injection Memory Bandwidths for the system
911
Bandwidths are in MB/sec (1 MB/sec = 1,000,000 Bytes/sec)
1012
Using all the threads from each core if Hyper-threading is enabled
1113
Using traffic with the following read-write ratios
12-
ALL Reads : 214070.8
13-
3:1 Reads-Writes : 193785.9
14-
2:1 Reads-Writes : 192831.8
15-
1:1 Reads-Writes : 185078.5
16-
Stream-triad like: 174210.1
14+
ALL Reads : 211194.2
15+
3:1 Reads-Writes : 193422.0
16+
2:1 Reads-Writes : 192554.0
17+
1:1 Reads-Writes : 185556.1
18+
Stream-triad like: 172770.4
1719

1820
Measuring Memory Bandwidths between nodes within system
1921
Bandwidths are in MB/sec (1 MB/sec = 1,000,000 Bytes/sec)
2022
Using all the threads from each core if Hyper-threading is enabled
2123
Using Read-only traffic type
2224
Numa node
2325
Numa node 0 1
24-
0 107714.3 34296.0
25-
1 34335.8 106946.9
26+
0 104362.2 34290.6
27+
1 34283.3 106028.4
2628

2729
Measuring Loaded Latencies for the system
2830
Using all the threads from each core if Hyper-threading is enabled
2931
Using Read-only traffic type
3032
Inject Latency Bandwidth
3133
Delay (ns) MB/sec
3234
==========================
33-
00000 158.98 213853.9
34-
00002 159.23 213136.8
35-
00008 158.80 212548.8
36-
00015 158.82 213148.0
37-
00050 148.20 207473.3
38-
00100 116.89 169119.3
39-
00200 101.80 111879.4
40-
00300 95.37 80124.9
41-
00400 92.73 61870.6
42-
00500 90.39 50648.1
43-
00700 88.17 37060.4
44-
01000 86.13 26585.2
45-
01300 85.57 20769.8
46-
01700 83.69 16167.2
47-
02500 83.13 11305.0
48-
03500 82.30 8327.4
49-
05000 82.45 6071.2
50-
09000 82.42 3720.2
51-
20000 82.30 2106.4
35+
00000 166.18 210643.1
36+
00002 177.85 208001.7
37+
00008 166.21 206740.7
38+
00015 167.47 206801.3
39+
00050 163.31 201772.4
40+
00100 128.73 164062.6
41+
00200 116.34 110208.0
42+
00300 105.64 79347.3
43+
00400 103.73 61575.2
44+
00500 101.35 50291.8
45+
00700 102.52 36809.1
46+
01000 96.23 26420.4
47+
01300 95.39 20649.2
48+
01700 94.13 16054.2
49+
02500 93.31 11207.0
50+
03500 95.06 8212.5
51+
05000 92.51 5982.5
52+
09000 92.46 3634.3
53+
20000 91.66 2027.6
5254

5355
Measuring cache-to-cache transfer latency (in ns)...
54-
Local Socket L2->L2 HIT latency 51.1
55-
Local Socket L2->L2 HITM latency 51.1
56+
Local Socket L2->L2 HIT latency 50.5
57+
Local Socket L2->L2 HITM latency 49.9
5658
Remote Socket L2->L2 HITM latency (data address homed in writer socket)
5759
Reader Numa Node
5860
Writer Numa Node 0 1
59-
0 - 115.3
60-
1 116.3 -
61+
0 - 114.0
62+
1 114.6 -
6163
Remote Socket L2->L2 HITM latency (data address homed in reader socket)
6264
Reader Numa Node
6365
Writer Numa Node 0 1
64-
0 - 178.8
65-
1 180.5 -
66+
0 - 114.0
67+
1 123.2 -

0 commit comments

Comments
 (0)