Skip to content

Commit ebac11a

Browse files
Doc: Add Standard-Names ustrunc and sstrunc for integer modes
This patch would like to add the doc for the Standard-Names ustrunc and sstrunc, include both the scalar and vector integer modes. gcc/ChangeLog: * doc/md.texi: Add Standard-Names ustrunc and sstrunc. Signed-off-by: Pan Li <pan2.li@intel.com>
1 parent 18f3b22 commit ebac11a

File tree

1 file changed

+12
-0
lines changed

1 file changed

+12
-0
lines changed

gcc/doc/md.texi

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -5543,6 +5543,18 @@ means of constraints requiring operands 1 and 0 to be the same location.
55435543
@itemx @samp{and@var{m}3}, @samp{ior@var{m}3}, @samp{xor@var{m}3}
55445544
Similar, for other arithmetic operations.
55455545

5546+
@cindex @code{ustrunc@var{m}@var{n}2} instruction pattern
5547+
@item @samp{ustrunc@var{m}@var{n}2}
5548+
Truncate the operand 1, and storing the result in operand 0. There will
5549+
be saturation during the trunction. The result will be saturated to the
5550+
maximal value of operand 0 type if there is overflow when truncation. The
5551+
operand 1 must have mode @var{n}, and the operand 0 must have mode @var{m}.
5552+
Both scalar and vector integer modes are allowed.
5553+
5554+
@cindex @code{sstrunc@var{m}@var{n}2} instruction pattern
5555+
@item @samp{sstrunc@var{m}@var{n}2}
5556+
Similar but for signed.
5557+
55465558
@cindex @code{andc@var{m}3} instruction pattern
55475559
@item @samp{andc@var{m}3}
55485560
Like @code{and@var{m}3}, but it uses bitwise-complement of operand 2

0 commit comments

Comments
 (0)