Skip to content
View ericpearson1313's full-sized avatar

Block or report ericpearson1313

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. fpga_life fpga_life Public

    Conway's game of life at 1 million FPS

    SystemVerilog

  2. fpga_rocket_launcher fpga_rocket_launcher Public

    Model rocket launch controller implemented in a FPGA chip

    SystemVerilog

  3. launch_control_chip launch_control_chip Public

    A model rocket launch control chip in a 3mm x 3mm package. A better push button.

  4. sha256-fpga sha256-fpga Public

    Set of increasing speed SHA2 hash designs fitting in an Altera 10M25 fpga. Measured 8 Mhz SHA2 double hashes. I can see the steps to get to terra hash rate realm asics.

    SystemVerilog

  5. croc croc Public

    Forked from pulp-platform/croc

    forked tiny tapeout tracable riscV soc with build and sim environments. I've integrated a nist800-232 cipher adding control and dma in systemverilog with tests in C.

    SystemVerilog

  6. NiteFury-and-LiteFury NiteFury-and-LiteFury Public

    Forked from RHSResearchLLC/NiteFury-and-LiteFury

    Public repository for Litefury & Nitefury

    SystemVerilog