We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent eef9598 commit 197d124Copy full SHA for 197d124
src/obj/mod.rs
@@ -61,6 +61,16 @@ impl ObjInsArg {
61
| (ppc750cl::Argument::Offset(off), ppc750cl::Argument::Simm(simm)) => {
62
simm.0 == off.0
63
}
64
+ // Consider Uimm and Offset equivalent
65
+ (ppc750cl::Argument::Uimm(uimm), ppc750cl::Argument::Offset(off))
66
+ | (ppc750cl::Argument::Offset(off), ppc750cl::Argument::Uimm(uimm)) => {
67
+ uimm.0 == off.0 as u16
68
+ }
69
+ // Consider Uimm and Simm equivalent
70
+ (ppc750cl::Argument::Uimm(uimm), ppc750cl::Argument::Simm(simm))
71
+ | (ppc750cl::Argument::Simm(simm), ppc750cl::Argument::Uimm(uimm)) => {
72
+ uimm.0 == simm.0 as u16
73
74
_ => false,
75
76
0 commit comments