We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 15e3cd4 commit 750139dCopy full SHA for 750139d
resources/VSCode SystemVerilog Icons.zip
-5.77 KB
resources/sv.png
-689 Bytes
resources/svh.png
-1.16 KB
resources/v.png
-550 Bytes
resources/vams.png
-551 Bytes
resources/vh.png
-741 Bytes
0 commit comments