Skip to content

[Mono][RISC-V] Lowering and output more OP for Regression test #96368

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 142 commits into from
Jan 5, 2024
Merged

[Mono][RISC-V] Lowering and output more OP for Regression test #96368

merged 142 commits into from
Jan 5, 2024

Conversation

Xinlong-Wu
Copy link
Contributor

Happy new year!

  • fix lowering logic of some Inst(eg. MUL/DIV, ADDCC/SUBCC, Icompare... etc.)
  • decompose inst so that it can narrow parameter/return value autimoticly
  • fix exception handle and frame unwind
  • tail call optmise

image

cc: #96117

Xinlong-Wu and others added 30 commits December 18, 2023 16:19
@Xinlong-Wu
opt MUL/DIV lowering logic
b09253b
@Xinlong-Wu
update
bb7852d
@Xinlong-Wu
update
2196aed
@Xinlong-Wu
process return type ArgInFRegR4
c1add14 
decompose OP_ICONV_TO_OVF_*
lowering & output OP_MOVE_F_TO_I*, OP_MOVE_I*_TO_F, OP_{F|R}C{LE|LT|EQ|NEQ|GT|GE}, OP_LCALL_REG
@Xinlong-Wu
remove unusable var
58242e8
@Xinlong-Wu
Create jit-riscv64.yml
22a71ff
@Xinlong-Wu
Update jit-riscv64.yml
e441848
@Xinlong-Wu
Update jit-riscv64.yml
698197e
@Xinlong-Wu
Update jit-riscv64.yml
ad72dd1
@Xinlong-Wu
Update jit-riscv64.yml
9104218
@Xinlong-Wu
Update jit-riscv64.yml
61bdf12
@Xinlong-Wu
Update jit-riscv64.yml
ed6dadf
@Xinlong-Wu
Update jit-riscv64.yml
949dd12
@Xinlong-Wu
Update jit-riscv64.yml
179859e
@Xinlong-Wu
Update jit-riscv64.yml
870767f
@Xinlong-Wu
Update jit-riscv64.yml
3871272
@Xinlong-Wu
Update jit-riscv64.yml
1e15afe
@Xinlong-Wu
Update jit-riscv64.yml
df06dff
@Xinlong-Wu
Update jit-riscv64.yml
811a10f
@Xinlong-Wu
Update jit-riscv64.yml
fa6cdb9
@Xinlong-Wu
Update jit-riscv64.yml
1666b4e
@Xinlong-Wu
Update jit-riscv64.yml
fa4248a
@Xinlong-Wu
Update jit-riscv64.yml
a718fb5
@Xinlong-Wu
Update jit-riscv64.yml
6f45e76
@Xinlong-Wu
Update jit-riscv64.yml
d65073d
@Xinlong-Wu
Update jit-riscv64.yml
74e721b
@Xinlong-Wu
Update jit-riscv64.yml
fba4c33
@Xinlong-Wu
Merge remote-tracking branch 'refs/remotes/github/riscv-jit-rv64' int…
fa3cf54 
…o riscv-jit-rv64
@Xinlong-Wu
dump asm
47939db
@Xinlong-Wu
Update jit-riscv64.yml
7a7d671
@ghost ghost added area-VM-meta-mono community-contribution Indicates that the PR has been added by a community member labels Dec 30, 2023
@build-analysis build-analysis bot mentioned this pull request Dec 30, 2023
Closed
vargaz
vargaz reviewed Dec 30, 2023
View reviewed changes
am11
am11 reviewed Jan 2, 2024
View reviewed changes
@am11 am11 added the arch-riscv Related to the RISC-V architecture label Jan 2, 2024
am11
am11 reviewed Jan 2, 2024
View reviewed changes
Xinlong-Wu and others added 4 commits January 5, 2024 11:58
@build-analysis build-analysis bot mentioned this pull request Jan 5, 2024
Closed
@vargaz vargaz merged commit f34ff8d into dotnet:main Jan 5, 2024
@github-actions github-actions bot locked and limited conversation to collaborators Feb 4, 2024
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Reviewers

@am11 am11 am11 left review comments

@vargaz vargaz vargaz approved these changes

@lambdageek lambdageek Awaiting requested review from lambdageek

@SamMonoRT SamMonoRT Awaiting requested review from SamMonoRT

Assignees
No one assigned
Labels
arch-riscv Related to the RISC-V architecture area-VM-meta-mono community-contribution Indicates that the PR has been added by a community member
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
3 participants
@Xinlong-Wu @vargaz @am11