Skip to content

update the location of assert for REG_ZR check #112294

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Feb 8, 2025
Merged

update the location of assert for REG_ZR check #112294

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
d202b34
update the location of assert for REG_ZR check
kunalspathak Feb 7, 2025
393ed41
encodeZRtoSP() in caller
kunalspathak Feb 8, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions src/coreclr/jit/emitarm64.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -8012,7 +8012,7 @@ void emitter::emitIns_R_S(instruction ins, emitAttr attr, regNumber reg1, int va
regNumber rsvdReg = codeGen->rsGetRsvdReg();

// add rsvd, fp, #imm
emitIns_R_R_Imm(INS_add, EA_8BYTE, rsvdReg, reg2, imm);
emitIns_R_R_Imm(INS_add, EA_8BYTE, rsvdReg, encodingZRtoSP(reg2), imm);
// str p0, [rsvd, #0, mul vl]
emitIns_R_R_I(ins, attr, reg1, rsvdReg, 0);

Expand Down Expand Up @@ -8285,7 +8285,7 @@ void emitter::emitIns_S_R(instruction ins, emitAttr attr, regNumber reg1, int va
regNumber rsvdReg = codeGen->rsGetRsvdReg();

// add rsvd, fp, #imm
emitIns_R_R_Imm(INS_add, EA_8BYTE, rsvdReg, reg2, imm);
emitIns_R_R_Imm(INS_add, EA_8BYTE, rsvdReg, encodingZRtoSP(reg2), imm);
// str p0, [rsvd, #0, mul vl]
emitIns_R_R_I(ins, attr, reg1, rsvdReg, 0);

Expand Down
Loading