-
Notifications
You must be signed in to change notification settings - Fork 4.9k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[LoongArch64] Remove the register tp from callee saved registers in coreclr. #108696
Conversation
Tagging subscribers to this area: @mangod9 |
@shushanhf Could you please review this PR? |
@@ -375,7 +375,7 @@ SIZE_T GetRegOffsInCONTEXT(ICorDebugInfo::RegNum regNum) | |||
{ | |||
case ICorDebugInfo::REGNUM_R0: return offsetof(T_CONTEXT, R0); | |||
case ICorDebugInfo::REGNUM_RA: return offsetof(T_CONTEXT, Ra); | |||
case ICorDebugInfo::REGNUM_TP: return offsetof(T_CONTEXT, Tp); | |||
//case ICorDebugInfo::REGNUM_TP: return offsetof(T_CONTEXT, Tp); |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
No need to modify this.
Is this PR ready for review again? |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM
We test this PR on local env OK.
Thanks
Previously in LoongArch, most of the code in CoreCLR treated the TP register as a callee saved register. But actually, the TP register in LoongArch is a thread pointer and should not be used as a callee saved register.