Skip to content

Commit 4011e25

Browse files
committed
Add upper simd stress test to the AVX512 testing pipeline.
1 parent f387473 commit 4011e25

File tree

2 files changed

+2
-0
lines changed

2 files changed

+2
-0
lines changed

eng/pipelines/common/templates/runtimes/run-test-job.yml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -525,6 +525,7 @@ jobs:
525525
${{ if in(parameters.testGroup, 'jitstress-isas-avx512') }}:
526526
scenarios:
527527
- jitstress_isas_avx512_forceevex
528+
- jitstress_isas_avx512_forceevex_stresshighregs
528529
${{ if in(parameters.testGroup, 'jitstressregs-x86') }}:
529530
scenarios:
530531
- jitstressregs1_x86_noavx

src/tests/Common/testenvironment.proj

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -153,6 +153,7 @@
153153
<TestEnvironment Include="jitstress_isas_2_x86_nosse42" JitStress="2" EnableSSE42="0" /> <!-- Depends on SSE41 -->
154154
<TestEnvironment Include="jitstress_isas_2_x86_nossse3" JitStress="2" EnableSSSE3="0" /> <!-- Depends on SSE3 -->
155155
<TestEnvironment Include="jitstress_isas_avx512_forceevex" JitForceEVEXEncoding="1" /> <!-- Depends on AVX512 -->
156+
<TestEnvironment Include="jitstress_isas_avx512_forceevex_stresshighregs" JitForceEVEXEncoding="1" JitStressRegs="0x2000" /> <!-- Depends on AVX512 -->
156157
<TestEnvironment Include="jitstressregs1_x86_noavx" JitStressRegs="1" EnableAVX="0" />
157158
<TestEnvironment Include="jitstressregs2_x86_noavx" JitStressRegs="2" EnableAVX="0" />
158159
<TestEnvironment Include="jitstressregs3_x86_noavx" JitStressRegs="3" EnableAVX="0" />

0 commit comments

Comments
 (0)