Skip to content
View doroh70's full-sized avatar

Highlights

  • Pro

Block or report doroh70

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. CMU-DistSys-Project1 CMU-DistSys-Project1 Public

    This is my attempt at Project 1 for the 15-440/640, Distributed Systems course (Fall 2021) at CMU. The project is divided into two parts: Part A involves implementing a reliable UDP-based transport…

    Go

  2. CMU-DistSys-Project0 CMU-DistSys-Project0 Public

    This is my attempt at Project 0 for the 15-440/640, Distributed Systems course (Fall 2021) at Carnegie Mellon University. The project focuses on exploring basic concurrency patterns and testing str…

    Go

  3. doroh70.github.io doroh70.github.io Public

    Personal portfolio

    HTML

  4. KattisSlns KattisSlns Public

    My solutions to some competitive programming questions

    Java

  5. VerilogALUModule VerilogALUModule Public

    A Verilog Arithmetic and Logic unit module

  6. VerilogLogicGateMuxer VerilogLogicGateMuxer Public

    A Verilog module that dynamically performs XOR, NOR, and NAND operations on two 8-bit inputs, controlled by a pair of selection inputs.

    Verilog