Skip to content

Commit c287a34

Browse files
committed
fixed float32 hw.h sdk
1 parent c818723 commit c287a34

File tree

2 files changed

+22
-19
lines changed

2 files changed

+22
-19
lines changed

SDK/src_float32/xyolo2_fpga_hw.h

Lines changed: 22 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -160,8 +160,29 @@
160160
#define XYOLO2_FPGA_CTRL_BUS_ADDR_LAYERTYPE_DATA 0xc0
161161
#define XYOLO2_FPGA_CTRL_BUS_BITS_LAYERTYPE_DATA 32
162162

163+
//#define YOLO2_BASEADDR 0x43c00000
164+
//#define WEIGHT_BASE (0x10000000) //203767168 = C253D80
165+
//#define BETA_BASE (0x1C25F000) //43044 = 0xA824
166+
//#define MEM_BASE (0x1C26A000) //416*416*32*4+208*208*32*4=173,056+43,264= 216,320*128 = 0x1A6_8000
163167

164-
#define YOLO2_BASEADDR 0x43c00000
168+
#define YOLO2_BASEADDR 0xA0000000
169+
#define WEIGHT_BASE (0x60000000) //203767168 = C253D80
170+
#define BETA_BASE (0x6C25F000) //43044 = 0xA824
171+
#define MEM_BASE (0x6C26A000) //416*416*32*4+208*208*32*4=173,056+43,264= 216,320*128 = 0x1A6_8000
172+
173+
#define Tn 4
174+
#define Tm 28
175+
#define Tr 26
176+
#define Tc 32
177+
178+
#define MAX(x,y) ((x)>(y)?(x):(y))
179+
#define MIN(x,y) ((x)<(y)?(x):(y))
180+
#define S 2
181+
#define K 3
182+
183+
#define OnChipIB_Width ((Tc-1)*S+K)
184+
#define OnChipIB_Height ((Tr-1)*S+K)
185+
#define MAX_BETA_LENGTH (1024)
165186

166187
#define WriteReg(BaseAddress, RegOffset, Data) *(volatile unsigned int*)((BaseAddress) + (RegOffset)) = (Data)
167188
#define ReadReg(BaseAddress, RegOffset) *(volatile unsigned int*)((BaseAddress) + (RegOffset))

SDK/src_float32/yolov2_acc_sim.h

Lines changed: 0 additions & 18 deletions
Original file line numberDiff line numberDiff line change
@@ -10,24 +10,6 @@ double what_time_is_it_now()
1010
return (double)time.tv_sec + (double)time.tv_usec * .000001;
1111
}
1212

13-
///////////////////////////////////////////////////////////////////////20181229 anti-reorg start => KxKxTmxTn
14-
#define MAX(x,y) ((x)>(y)?(x):(y))
15-
#define MIN(x,y) ((x)<(y)?(x):(y))
16-
#define S 2
17-
#define K 3
18-
19-
#define Tn 4
20-
#define Tm 23
21-
#define Tr 26
22-
#define Tc 32
23-
#define OnChipIB_Width ((Tc-1)*S+K)
24-
#define OnChipIB_Height ((Tr-1)*S+K)
25-
#define MAX_BETA_LENGTH (1024)
26-
27-
#define WEIGHT_BASE (0x10000000) //203767168 = C253D80
28-
#define BETA_BASE (0x1C25F000) //43044 = 0xA824
29-
#define MEM_BASE (0x1C26A000) //416*416*32*4+208*208*32*4=173,056+43,264= 216,320*128 = 0x1A6_8000
30-
3113
int YOLO2_FPGA(unsigned int In_Address, unsigned int Out_Address, unsigned int Weight_offset, unsigned int Beta_offset,
3214
int IFM_num, int OFM_num, int Ksize, int Kstride,
3315
int Input_w, int Input_h, int Output_w, int Output_h, int Padding, bool IsNL, bool IsBN,

0 commit comments

Comments
 (0)