Skip to content
This repository has been archived by the owner on Aug 20, 2024. It is now read-only.

Issues: chipsalliance/firrtl

Clear current search query, filters, and sorts
8 Open 10 Closed
8 Open 10 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[RFC] new cover-values statement to efficiently count mutually-exclusive events Feature Request
#2395 opened Oct 25, 2021 by ekiwi
2 tasks done
@seldridge @jackkoenig
4
Way to specify top Circuit's Reset type Feature Request
#1406 opened Feb 21, 2020 by mwachs5
3 tasks done
1.3.x
4
Create annotation(s) that capture final width and binary point of FixedPoint and Interval API Addition (no impact on existing code) enhancement Feature Request
#1341 opened Jan 27, 2020 by chick
3 tasks done
@chick
1
Group Assignments in Emitted Verilog Feature Request
#1233 opened Nov 12, 2019 by seldridge
3 tasks done
Basic DiGraph rendering would be nice (graphviz) Feature Request
#1016 opened Feb 15, 2019 by chick
BlackBoxHelper Annotations and Problematic Deduplication enhancement Feature Request help wanted question
#902 opened Oct 1, 2018 by jackkoenig 1.3.0
3
Breadcrumbs for all FIRRTL statements Feature Request help wanted
#679 opened Oct 18, 2017 by stevenmburns 1.X
3
Emit verilog arrays from firrtl Feature Request low priority
#583 opened May 10, 2017 by azidar 1.X
@donggyukim @ucbjrl
ProTip! What’s not been updated in a month: updated:<2024-10-18.