A FPGA friendly 32 bit RISC-V CPU implementation

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Contains the source code examples described in the "Intel® 64 and IA-32 Architectures Optimization Reference Manual"