Tiny RISCV CPU. Originally based on Sarah L. Harris MIPS CPU ("Digital Design and Computer Arhitecture" by David Money Harris and Sarah L Harris) and schoolMIPS project. Supports only a subset of RISCV commands.
forked from zhelnio/schoolRISCV
-
Notifications
You must be signed in to change notification settings - Fork 0
CPU microarchitecture, step by step
License
buffer404/schoolRISCV
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
CPU microarchitecture, step by step
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 35.0%
- Makefile 32.9%
- Tcl 28.3%
- Assembly 2.6%
- Python 0.6%
- SystemVerilog 0.6%