forked from torvalds/linux
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathfsl-qdma.c
1257 lines (1067 loc) · 34 KB
/
fsl-qdma.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// SPDX-License-Identifier: GPL-2.0
// Copyright 2014-2015 Freescale
// Copyright 2018 NXP
/*
* Driver for NXP Layerscape Queue Direct Memory Access Controller
*
* Author:
* Wen He <wen.he_1@nxp.com>
* Jiaheng Fan <jiaheng.fan@nxp.com>
*
*/
#include <linux/module.h>
#include <linux/delay.h>
#include <linux/of_irq.h>
#include <linux/of_platform.h>
#include <linux/of_dma.h>
#include <linux/dma-mapping.h>
#include "virt-dma.h"
#include "fsldma.h"
/* Register related definition */
#define FSL_QDMA_DMR 0x0
#define FSL_QDMA_DSR 0x4
#define FSL_QDMA_DEIER 0xe00
#define FSL_QDMA_DEDR 0xe04
#define FSL_QDMA_DECFDW0R 0xe10
#define FSL_QDMA_DECFDW1R 0xe14
#define FSL_QDMA_DECFDW2R 0xe18
#define FSL_QDMA_DECFDW3R 0xe1c
#define FSL_QDMA_DECFQIDR 0xe30
#define FSL_QDMA_DECBR 0xe34
#define FSL_QDMA_BCQMR(x) (0xc0 + 0x100 * (x))
#define FSL_QDMA_BCQSR(x) (0xc4 + 0x100 * (x))
#define FSL_QDMA_BCQEDPA_SADDR(x) (0xc8 + 0x100 * (x))
#define FSL_QDMA_BCQDPA_SADDR(x) (0xcc + 0x100 * (x))
#define FSL_QDMA_BCQEEPA_SADDR(x) (0xd0 + 0x100 * (x))
#define FSL_QDMA_BCQEPA_SADDR(x) (0xd4 + 0x100 * (x))
#define FSL_QDMA_BCQIER(x) (0xe0 + 0x100 * (x))
#define FSL_QDMA_BCQIDR(x) (0xe4 + 0x100 * (x))
#define FSL_QDMA_SQDPAR 0x80c
#define FSL_QDMA_SQEPAR 0x814
#define FSL_QDMA_BSQMR 0x800
#define FSL_QDMA_BSQSR 0x804
#define FSL_QDMA_BSQICR 0x828
#define FSL_QDMA_CQMR 0xa00
#define FSL_QDMA_CQDSCR1 0xa08
#define FSL_QDMA_CQDSCR2 0xa0c
#define FSL_QDMA_CQIER 0xa10
#define FSL_QDMA_CQEDR 0xa14
#define FSL_QDMA_SQCCMR 0xa20
/* Registers for bit and genmask */
#define FSL_QDMA_CQIDR_SQT BIT(15)
#define QDMA_CCDF_FOTMAT BIT(29)
#define QDMA_CCDF_SER BIT(30)
#define QDMA_SG_FIN BIT(30)
#define QDMA_SG_LEN_MASK GENMASK(29, 0)
#define QDMA_CCDF_MASK GENMASK(28, 20)
#define FSL_QDMA_DEDR_CLEAR GENMASK(31, 0)
#define FSL_QDMA_BCQIDR_CLEAR GENMASK(31, 0)
#define FSL_QDMA_DEIER_CLEAR GENMASK(31, 0)
#define FSL_QDMA_BCQIER_CQTIE BIT(15)
#define FSL_QDMA_BCQIER_CQPEIE BIT(23)
#define FSL_QDMA_BSQICR_ICEN BIT(31)
#define FSL_QDMA_BSQICR_ICST(x) ((x) << 16)
#define FSL_QDMA_CQIER_MEIE BIT(31)
#define FSL_QDMA_CQIER_TEIE BIT(0)
#define FSL_QDMA_SQCCMR_ENTER_WM BIT(21)
#define FSL_QDMA_BCQMR_EN BIT(31)
#define FSL_QDMA_BCQMR_EI BIT(30)
#define FSL_QDMA_BCQMR_CD_THLD(x) ((x) << 20)
#define FSL_QDMA_BCQMR_CQ_SIZE(x) ((x) << 16)
#define FSL_QDMA_BCQSR_QF BIT(16)
#define FSL_QDMA_BCQSR_XOFF BIT(0)
#define FSL_QDMA_BSQMR_EN BIT(31)
#define FSL_QDMA_BSQMR_DI BIT(30)
#define FSL_QDMA_BSQMR_CQ_SIZE(x) ((x) << 16)
#define FSL_QDMA_BSQSR_QE BIT(17)
#define FSL_QDMA_DMR_DQD BIT(30)
#define FSL_QDMA_DSR_DB BIT(31)
/* Size related definition */
#define FSL_QDMA_QUEUE_MAX 8
#define FSL_QDMA_COMMAND_BUFFER_SIZE 64
#define FSL_QDMA_DESCRIPTOR_BUFFER_SIZE 32
#define FSL_QDMA_CIRCULAR_DESC_SIZE_MIN 64
#define FSL_QDMA_CIRCULAR_DESC_SIZE_MAX 16384
#define FSL_QDMA_QUEUE_NUM_MAX 8
/* Field definition for CMD */
#define FSL_QDMA_CMD_RWTTYPE 0x4
#define FSL_QDMA_CMD_LWC 0x2
#define FSL_QDMA_CMD_RWTTYPE_OFFSET 28
#define FSL_QDMA_CMD_NS_OFFSET 27
#define FSL_QDMA_CMD_DQOS_OFFSET 24
#define FSL_QDMA_CMD_WTHROTL_OFFSET 20
#define FSL_QDMA_CMD_DSEN_OFFSET 19
#define FSL_QDMA_CMD_LWC_OFFSET 16
/* Field definition for Descriptor offset */
#define QDMA_CCDF_STATUS 20
#define QDMA_CCDF_OFFSET 20
/* Field definition for safe loop count*/
#define FSL_QDMA_HALT_COUNT 1500
#define FSL_QDMA_MAX_SIZE 16385
#define FSL_QDMA_COMP_TIMEOUT 1000
#define FSL_COMMAND_QUEUE_OVERFLLOW 10
#define FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma_engine, x) \
(((fsl_qdma_engine)->block_offset) * (x))
/**
* struct fsl_qdma_format - This is the struct holding describing compound
* descriptor format with qDMA.
* @status: Command status and enqueue status notification.
* @cfg: Frame offset and frame format.
* @addr_lo: Holding the compound descriptor of the lower
* 32-bits address in memory 40-bit address.
* @addr_hi: Same as above member, but point high 8-bits in
* memory 40-bit address.
* @__reserved1: Reserved field.
* @cfg8b_w1: Compound descriptor command queue origin produced
* by qDMA and dynamic debug field.
* @data Pointer to the memory 40-bit address, describes DMA
* source information and DMA destination information.
*/
struct fsl_qdma_format {
__le32 status;
__le32 cfg;
union {
struct {
__le32 addr_lo;
u8 addr_hi;
u8 __reserved1[2];
u8 cfg8b_w1;
} __packed;
__le64 data;
};
} __packed;
/* qDMA status notification pre information */
struct fsl_pre_status {
u64 addr;
u8 queue;
};
static DEFINE_PER_CPU(struct fsl_pre_status, pre);
struct fsl_qdma_chan {
struct virt_dma_chan vchan;
struct virt_dma_desc vdesc;
enum dma_status status;
struct fsl_qdma_engine *qdma;
struct fsl_qdma_queue *queue;
};
struct fsl_qdma_queue {
struct fsl_qdma_format *virt_head;
struct fsl_qdma_format *virt_tail;
struct list_head comp_used;
struct list_head comp_free;
struct dma_pool *comp_pool;
struct dma_pool *desc_pool;
spinlock_t queue_lock;
dma_addr_t bus_addr;
u32 n_cq;
u32 id;
struct fsl_qdma_format *cq;
void __iomem *block_base;
};
struct fsl_qdma_comp {
dma_addr_t bus_addr;
dma_addr_t desc_bus_addr;
struct fsl_qdma_format *virt_addr;
struct fsl_qdma_format *desc_virt_addr;
struct fsl_qdma_chan *qchan;
struct virt_dma_desc vdesc;
struct list_head list;
};
struct fsl_qdma_engine {
struct dma_device dma_dev;
void __iomem *ctrl_base;
void __iomem *status_base;
void __iomem *block_base;
u32 n_chans;
u32 n_queues;
struct mutex fsl_qdma_mutex;
int error_irq;
int *queue_irq;
u32 feature;
struct fsl_qdma_queue *queue;
struct fsl_qdma_queue **status;
struct fsl_qdma_chan *chans;
int block_number;
int block_offset;
int irq_base;
int desc_allocated;
};
static inline u64
qdma_ccdf_addr_get64(const struct fsl_qdma_format *ccdf)
{
return le64_to_cpu(ccdf->data) & (U64_MAX >> 24);
}
static inline void
qdma_desc_addr_set64(struct fsl_qdma_format *ccdf, u64 addr)
{
ccdf->addr_hi = upper_32_bits(addr);
ccdf->addr_lo = cpu_to_le32(lower_32_bits(addr));
}
static inline u8
qdma_ccdf_get_queue(const struct fsl_qdma_format *ccdf)
{
return ccdf->cfg8b_w1 & U8_MAX;
}
static inline int
qdma_ccdf_get_offset(const struct fsl_qdma_format *ccdf)
{
return (le32_to_cpu(ccdf->cfg) & QDMA_CCDF_MASK) >> QDMA_CCDF_OFFSET;
}
static inline void
qdma_ccdf_set_format(struct fsl_qdma_format *ccdf, int offset)
{
ccdf->cfg = cpu_to_le32(QDMA_CCDF_FOTMAT | offset);
}
static inline int
qdma_ccdf_get_status(const struct fsl_qdma_format *ccdf)
{
return (le32_to_cpu(ccdf->status) & QDMA_CCDF_MASK) >> QDMA_CCDF_STATUS;
}
static inline void
qdma_ccdf_set_ser(struct fsl_qdma_format *ccdf, int status)
{
ccdf->status = cpu_to_le32(QDMA_CCDF_SER | status);
}
static inline void qdma_csgf_set_len(struct fsl_qdma_format *csgf, int len)
{
csgf->cfg = cpu_to_le32(len & QDMA_SG_LEN_MASK);
}
static inline void qdma_csgf_set_f(struct fsl_qdma_format *csgf, int len)
{
csgf->cfg = cpu_to_le32(QDMA_SG_FIN | (len & QDMA_SG_LEN_MASK));
}
static u32 qdma_readl(struct fsl_qdma_engine *qdma, void __iomem *addr)
{
return FSL_DMA_IN(qdma, addr, 32);
}
static void qdma_writel(struct fsl_qdma_engine *qdma, u32 val,
void __iomem *addr)
{
FSL_DMA_OUT(qdma, addr, val, 32);
}
static struct fsl_qdma_chan *to_fsl_qdma_chan(struct dma_chan *chan)
{
return container_of(chan, struct fsl_qdma_chan, vchan.chan);
}
static struct fsl_qdma_comp *to_fsl_qdma_comp(struct virt_dma_desc *vd)
{
return container_of(vd, struct fsl_qdma_comp, vdesc);
}
static void fsl_qdma_free_chan_resources(struct dma_chan *chan)
{
struct fsl_qdma_chan *fsl_chan = to_fsl_qdma_chan(chan);
struct fsl_qdma_queue *fsl_queue = fsl_chan->queue;
struct fsl_qdma_engine *fsl_qdma = fsl_chan->qdma;
struct fsl_qdma_comp *comp_temp, *_comp_temp;
unsigned long flags;
LIST_HEAD(head);
spin_lock_irqsave(&fsl_chan->vchan.lock, flags);
vchan_get_all_descriptors(&fsl_chan->vchan, &head);
spin_unlock_irqrestore(&fsl_chan->vchan.lock, flags);
vchan_dma_desc_free_list(&fsl_chan->vchan, &head);
if (!fsl_queue->comp_pool && !fsl_queue->comp_pool)
return;
list_for_each_entry_safe(comp_temp, _comp_temp,
&fsl_queue->comp_used, list) {
dma_pool_free(fsl_queue->comp_pool,
comp_temp->virt_addr,
comp_temp->bus_addr);
dma_pool_free(fsl_queue->desc_pool,
comp_temp->desc_virt_addr,
comp_temp->desc_bus_addr);
list_del(&comp_temp->list);
kfree(comp_temp);
}
list_for_each_entry_safe(comp_temp, _comp_temp,
&fsl_queue->comp_free, list) {
dma_pool_free(fsl_queue->comp_pool,
comp_temp->virt_addr,
comp_temp->bus_addr);
dma_pool_free(fsl_queue->desc_pool,
comp_temp->desc_virt_addr,
comp_temp->desc_bus_addr);
list_del(&comp_temp->list);
kfree(comp_temp);
}
dma_pool_destroy(fsl_queue->comp_pool);
dma_pool_destroy(fsl_queue->desc_pool);
fsl_qdma->desc_allocated--;
fsl_queue->comp_pool = NULL;
fsl_queue->desc_pool = NULL;
}
static void fsl_qdma_comp_fill_memcpy(struct fsl_qdma_comp *fsl_comp,
dma_addr_t dst, dma_addr_t src, u32 len)
{
struct fsl_qdma_format *sdf, *ddf;
struct fsl_qdma_format *ccdf, *csgf_desc, *csgf_src, *csgf_dest;
ccdf = fsl_comp->virt_addr;
csgf_desc = fsl_comp->virt_addr + 1;
csgf_src = fsl_comp->virt_addr + 2;
csgf_dest = fsl_comp->virt_addr + 3;
sdf = fsl_comp->desc_virt_addr;
ddf = fsl_comp->desc_virt_addr + 1;
memset(fsl_comp->virt_addr, 0, FSL_QDMA_COMMAND_BUFFER_SIZE);
memset(fsl_comp->desc_virt_addr, 0, FSL_QDMA_DESCRIPTOR_BUFFER_SIZE);
/* Head Command Descriptor(Frame Descriptor) */
qdma_desc_addr_set64(ccdf, fsl_comp->bus_addr + 16);
qdma_ccdf_set_format(ccdf, qdma_ccdf_get_offset(ccdf));
qdma_ccdf_set_ser(ccdf, qdma_ccdf_get_status(ccdf));
/* Status notification is enqueued to status queue. */
/* Compound Command Descriptor(Frame List Table) */
qdma_desc_addr_set64(csgf_desc, fsl_comp->desc_bus_addr);
/* It must be 32 as Compound S/G Descriptor */
qdma_csgf_set_len(csgf_desc, 32);
qdma_desc_addr_set64(csgf_src, src);
qdma_csgf_set_len(csgf_src, len);
qdma_desc_addr_set64(csgf_dest, dst);
qdma_csgf_set_len(csgf_dest, len);
/* This entry is the last entry. */
qdma_csgf_set_f(csgf_dest, len);
/* Descriptor Buffer */
sdf->data =
cpu_to_le64(FSL_QDMA_CMD_RWTTYPE <<
FSL_QDMA_CMD_RWTTYPE_OFFSET);
ddf->data =
cpu_to_le64(FSL_QDMA_CMD_RWTTYPE <<
FSL_QDMA_CMD_RWTTYPE_OFFSET);
ddf->data |=
cpu_to_le64(FSL_QDMA_CMD_LWC << FSL_QDMA_CMD_LWC_OFFSET);
}
/*
* Pre-request full command descriptor for enqueue.
*/
static int fsl_qdma_pre_request_enqueue_desc(struct fsl_qdma_queue *queue)
{
int i;
struct fsl_qdma_comp *comp_temp, *_comp_temp;
for (i = 0; i < queue->n_cq + FSL_COMMAND_QUEUE_OVERFLLOW; i++) {
comp_temp = kzalloc(sizeof(*comp_temp), GFP_KERNEL);
if (!comp_temp)
goto err_alloc;
comp_temp->virt_addr =
dma_pool_alloc(queue->comp_pool, GFP_KERNEL,
&comp_temp->bus_addr);
if (!comp_temp->virt_addr)
goto err_dma_alloc;
comp_temp->desc_virt_addr =
dma_pool_alloc(queue->desc_pool, GFP_KERNEL,
&comp_temp->desc_bus_addr);
if (!comp_temp->desc_virt_addr)
goto err_desc_dma_alloc;
list_add_tail(&comp_temp->list, &queue->comp_free);
}
return 0;
err_desc_dma_alloc:
dma_pool_free(queue->comp_pool, comp_temp->virt_addr,
comp_temp->bus_addr);
err_dma_alloc:
kfree(comp_temp);
err_alloc:
list_for_each_entry_safe(comp_temp, _comp_temp,
&queue->comp_free, list) {
if (comp_temp->virt_addr)
dma_pool_free(queue->comp_pool,
comp_temp->virt_addr,
comp_temp->bus_addr);
if (comp_temp->desc_virt_addr)
dma_pool_free(queue->desc_pool,
comp_temp->desc_virt_addr,
comp_temp->desc_bus_addr);
list_del(&comp_temp->list);
kfree(comp_temp);
}
return -ENOMEM;
}
/*
* Request a command descriptor for enqueue.
*/
static struct fsl_qdma_comp
*fsl_qdma_request_enqueue_desc(struct fsl_qdma_chan *fsl_chan)
{
unsigned long flags;
struct fsl_qdma_comp *comp_temp;
int timeout = FSL_QDMA_COMP_TIMEOUT;
struct fsl_qdma_queue *queue = fsl_chan->queue;
while (timeout--) {
spin_lock_irqsave(&queue->queue_lock, flags);
if (!list_empty(&queue->comp_free)) {
comp_temp = list_first_entry(&queue->comp_free,
struct fsl_qdma_comp,
list);
list_del(&comp_temp->list);
spin_unlock_irqrestore(&queue->queue_lock, flags);
comp_temp->qchan = fsl_chan;
return comp_temp;
}
spin_unlock_irqrestore(&queue->queue_lock, flags);
udelay(1);
}
return NULL;
}
static struct fsl_qdma_queue
*fsl_qdma_alloc_queue_resources(struct platform_device *pdev,
struct fsl_qdma_engine *fsl_qdma)
{
int ret, len, i, j;
int queue_num, block_number;
unsigned int queue_size[FSL_QDMA_QUEUE_MAX];
struct fsl_qdma_queue *queue_head, *queue_temp;
queue_num = fsl_qdma->n_queues;
block_number = fsl_qdma->block_number;
if (queue_num > FSL_QDMA_QUEUE_MAX)
queue_num = FSL_QDMA_QUEUE_MAX;
len = sizeof(*queue_head) * queue_num * block_number;
queue_head = devm_kzalloc(&pdev->dev, len, GFP_KERNEL);
if (!queue_head)
return NULL;
ret = device_property_read_u32_array(&pdev->dev, "queue-sizes",
queue_size, queue_num);
if (ret) {
dev_err(&pdev->dev, "Can't get queue-sizes.\n");
return NULL;
}
for (j = 0; j < block_number; j++) {
for (i = 0; i < queue_num; i++) {
if (queue_size[i] > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX ||
queue_size[i] < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) {
dev_err(&pdev->dev,
"Get wrong queue-sizes.\n");
return NULL;
}
queue_temp = queue_head + i + (j * queue_num);
queue_temp->cq =
dma_alloc_coherent(&pdev->dev,
sizeof(struct fsl_qdma_format) *
queue_size[i],
&queue_temp->bus_addr,
GFP_KERNEL);
if (!queue_temp->cq)
return NULL;
queue_temp->block_base = fsl_qdma->block_base +
FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j);
queue_temp->n_cq = queue_size[i];
queue_temp->id = i;
queue_temp->virt_head = queue_temp->cq;
queue_temp->virt_tail = queue_temp->cq;
/*
* List for queue command buffer
*/
INIT_LIST_HEAD(&queue_temp->comp_used);
spin_lock_init(&queue_temp->queue_lock);
}
}
return queue_head;
}
static struct fsl_qdma_queue
*fsl_qdma_prep_status_queue(struct platform_device *pdev)
{
int ret;
unsigned int status_size;
struct fsl_qdma_queue *status_head;
struct device_node *np = pdev->dev.of_node;
ret = of_property_read_u32(np, "status-sizes", &status_size);
if (ret) {
dev_err(&pdev->dev, "Can't get status-sizes.\n");
return NULL;
}
if (status_size > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX ||
status_size < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) {
dev_err(&pdev->dev, "Get wrong status_size.\n");
return NULL;
}
status_head = devm_kzalloc(&pdev->dev,
sizeof(*status_head), GFP_KERNEL);
if (!status_head)
return NULL;
/*
* Buffer for queue command
*/
status_head->cq = dma_alloc_coherent(&pdev->dev,
sizeof(struct fsl_qdma_format) *
status_size,
&status_head->bus_addr,
GFP_KERNEL);
if (!status_head->cq) {
devm_kfree(&pdev->dev, status_head);
return NULL;
}
status_head->n_cq = status_size;
status_head->virt_head = status_head->cq;
status_head->virt_tail = status_head->cq;
status_head->comp_pool = NULL;
return status_head;
}
static int fsl_qdma_halt(struct fsl_qdma_engine *fsl_qdma)
{
u32 reg;
int i, j, count = FSL_QDMA_HALT_COUNT;
void __iomem *block, *ctrl = fsl_qdma->ctrl_base;
/* Disable the command queue and wait for idle state. */
reg = qdma_readl(fsl_qdma, ctrl + FSL_QDMA_DMR);
reg |= FSL_QDMA_DMR_DQD;
qdma_writel(fsl_qdma, reg, ctrl + FSL_QDMA_DMR);
for (j = 0; j < fsl_qdma->block_number; j++) {
block = fsl_qdma->block_base +
FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j);
for (i = 0; i < FSL_QDMA_QUEUE_NUM_MAX; i++)
qdma_writel(fsl_qdma, 0, block + FSL_QDMA_BCQMR(i));
}
while (1) {
reg = qdma_readl(fsl_qdma, ctrl + FSL_QDMA_DSR);
if (!(reg & FSL_QDMA_DSR_DB))
break;
if (count-- < 0)
return -EBUSY;
udelay(100);
}
for (j = 0; j < fsl_qdma->block_number; j++) {
block = fsl_qdma->block_base +
FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j);
/* Disable status queue. */
qdma_writel(fsl_qdma, 0, block + FSL_QDMA_BSQMR);
/*
* clear the command queue interrupt detect register for
* all queues.
*/
qdma_writel(fsl_qdma, FSL_QDMA_BCQIDR_CLEAR,
block + FSL_QDMA_BCQIDR(0));
}
return 0;
}
static int
fsl_qdma_queue_transfer_complete(struct fsl_qdma_engine *fsl_qdma,
void *block,
int id)
{
bool duplicate;
u32 reg, i, count;
struct fsl_qdma_queue *temp_queue;
struct fsl_qdma_format *status_addr;
struct fsl_qdma_comp *fsl_comp = NULL;
struct fsl_qdma_queue *fsl_queue = fsl_qdma->queue;
struct fsl_qdma_queue *fsl_status = fsl_qdma->status[id];
count = FSL_QDMA_MAX_SIZE;
while (count--) {
duplicate = 0;
reg = qdma_readl(fsl_qdma, block + FSL_QDMA_BSQSR);
if (reg & FSL_QDMA_BSQSR_QE)
return 0;
status_addr = fsl_status->virt_head;
if (qdma_ccdf_get_queue(status_addr) ==
__this_cpu_read(pre.queue) &&
qdma_ccdf_addr_get64(status_addr) ==
__this_cpu_read(pre.addr))
duplicate = 1;
i = qdma_ccdf_get_queue(status_addr) +
id * fsl_qdma->n_queues;
__this_cpu_write(pre.addr, qdma_ccdf_addr_get64(status_addr));
__this_cpu_write(pre.queue, qdma_ccdf_get_queue(status_addr));
temp_queue = fsl_queue + i;
spin_lock(&temp_queue->queue_lock);
if (list_empty(&temp_queue->comp_used)) {
if (!duplicate) {
spin_unlock(&temp_queue->queue_lock);
return -EAGAIN;
}
} else {
fsl_comp = list_first_entry(&temp_queue->comp_used,
struct fsl_qdma_comp, list);
if (fsl_comp->bus_addr + 16 !=
__this_cpu_read(pre.addr)) {
if (!duplicate) {
spin_unlock(&temp_queue->queue_lock);
return -EAGAIN;
}
}
}
if (duplicate) {
reg = qdma_readl(fsl_qdma, block + FSL_QDMA_BSQMR);
reg |= FSL_QDMA_BSQMR_DI;
qdma_desc_addr_set64(status_addr, 0x0);
fsl_status->virt_head++;
if (fsl_status->virt_head == fsl_status->cq
+ fsl_status->n_cq)
fsl_status->virt_head = fsl_status->cq;
qdma_writel(fsl_qdma, reg, block + FSL_QDMA_BSQMR);
spin_unlock(&temp_queue->queue_lock);
continue;
}
list_del(&fsl_comp->list);
reg = qdma_readl(fsl_qdma, block + FSL_QDMA_BSQMR);
reg |= FSL_QDMA_BSQMR_DI;
qdma_desc_addr_set64(status_addr, 0x0);
fsl_status->virt_head++;
if (fsl_status->virt_head == fsl_status->cq + fsl_status->n_cq)
fsl_status->virt_head = fsl_status->cq;
qdma_writel(fsl_qdma, reg, block + FSL_QDMA_BSQMR);
spin_unlock(&temp_queue->queue_lock);
spin_lock(&fsl_comp->qchan->vchan.lock);
vchan_cookie_complete(&fsl_comp->vdesc);
fsl_comp->qchan->status = DMA_COMPLETE;
spin_unlock(&fsl_comp->qchan->vchan.lock);
}
return 0;
}
static irqreturn_t fsl_qdma_error_handler(int irq, void *dev_id)
{
unsigned int intr;
struct fsl_qdma_engine *fsl_qdma = dev_id;
void __iomem *status = fsl_qdma->status_base;
intr = qdma_readl(fsl_qdma, status + FSL_QDMA_DEDR);
if (intr)
dev_err(fsl_qdma->dma_dev.dev, "DMA transaction error!\n");
qdma_writel(fsl_qdma, FSL_QDMA_DEDR_CLEAR, status + FSL_QDMA_DEDR);
return IRQ_HANDLED;
}
static irqreturn_t fsl_qdma_queue_handler(int irq, void *dev_id)
{
int id;
unsigned int intr, reg;
struct fsl_qdma_engine *fsl_qdma = dev_id;
void __iomem *block, *ctrl = fsl_qdma->ctrl_base;
id = irq - fsl_qdma->irq_base;
if (id < 0 && id > fsl_qdma->block_number) {
dev_err(fsl_qdma->dma_dev.dev,
"irq %d is wrong irq_base is %d\n",
irq, fsl_qdma->irq_base);
}
block = fsl_qdma->block_base +
FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, id);
intr = qdma_readl(fsl_qdma, block + FSL_QDMA_BCQIDR(0));
if ((intr & FSL_QDMA_CQIDR_SQT) != 0)
intr = fsl_qdma_queue_transfer_complete(fsl_qdma, block, id);
if (intr != 0) {
reg = qdma_readl(fsl_qdma, ctrl + FSL_QDMA_DMR);
reg |= FSL_QDMA_DMR_DQD;
qdma_writel(fsl_qdma, reg, ctrl + FSL_QDMA_DMR);
qdma_writel(fsl_qdma, 0, block + FSL_QDMA_BCQIER(0));
dev_err(fsl_qdma->dma_dev.dev, "QDMA: status err!\n");
}
/* Clear all detected events and interrupts. */
qdma_writel(fsl_qdma, FSL_QDMA_BCQIDR_CLEAR,
block + FSL_QDMA_BCQIDR(0));
return IRQ_HANDLED;
}
static int
fsl_qdma_irq_init(struct platform_device *pdev,
struct fsl_qdma_engine *fsl_qdma)
{
int i;
int cpu;
int ret;
char irq_name[20];
fsl_qdma->error_irq =
platform_get_irq_byname(pdev, "qdma-error");
if (fsl_qdma->error_irq < 0) {
dev_err(&pdev->dev, "Can't get qdma controller irq.\n");
return fsl_qdma->error_irq;
}
ret = devm_request_irq(&pdev->dev, fsl_qdma->error_irq,
fsl_qdma_error_handler, 0,
"qDMA error", fsl_qdma);
if (ret) {
dev_err(&pdev->dev, "Can't register qDMA controller IRQ.\n");
return ret;
}
for (i = 0; i < fsl_qdma->block_number; i++) {
sprintf(irq_name, "qdma-queue%d", i);
fsl_qdma->queue_irq[i] =
platform_get_irq_byname(pdev, irq_name);
if (fsl_qdma->queue_irq[i] < 0) {
dev_err(&pdev->dev,
"Can't get qdma queue %d irq.\n", i);
return fsl_qdma->queue_irq[i];
}
ret = devm_request_irq(&pdev->dev,
fsl_qdma->queue_irq[i],
fsl_qdma_queue_handler,
0,
"qDMA queue",
fsl_qdma);
if (ret) {
dev_err(&pdev->dev,
"Can't register qDMA queue IRQ.\n");
return ret;
}
cpu = i % num_online_cpus();
ret = irq_set_affinity_hint(fsl_qdma->queue_irq[i],
get_cpu_mask(cpu));
if (ret) {
dev_err(&pdev->dev,
"Can't set cpu %d affinity to IRQ %d.\n",
cpu,
fsl_qdma->queue_irq[i]);
return ret;
}
}
return 0;
}
static void fsl_qdma_irq_exit(struct platform_device *pdev,
struct fsl_qdma_engine *fsl_qdma)
{
int i;
devm_free_irq(&pdev->dev, fsl_qdma->error_irq, fsl_qdma);
for (i = 0; i < fsl_qdma->block_number; i++)
devm_free_irq(&pdev->dev, fsl_qdma->queue_irq[i], fsl_qdma);
}
static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma)
{
u32 reg;
int i, j, ret;
struct fsl_qdma_queue *temp;
void __iomem *status = fsl_qdma->status_base;
void __iomem *block, *ctrl = fsl_qdma->ctrl_base;
struct fsl_qdma_queue *fsl_queue = fsl_qdma->queue;
/* Try to halt the qDMA engine first. */
ret = fsl_qdma_halt(fsl_qdma);
if (ret) {
dev_err(fsl_qdma->dma_dev.dev, "DMA halt failed!");
return ret;
}
for (i = 0; i < fsl_qdma->block_number; i++) {
/*
* Clear the command queue interrupt detect register for
* all queues.
*/
block = fsl_qdma->block_base +
FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, i);
qdma_writel(fsl_qdma, FSL_QDMA_BCQIDR_CLEAR,
block + FSL_QDMA_BCQIDR(0));
}
for (j = 0; j < fsl_qdma->block_number; j++) {
block = fsl_qdma->block_base +
FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j);
for (i = 0; i < fsl_qdma->n_queues; i++) {
temp = fsl_queue + i + (j * fsl_qdma->n_queues);
/*
* Initialize Command Queue registers to
* point to the first
* command descriptor in memory.
* Dequeue Pointer Address Registers
* Enqueue Pointer Address Registers
*/
qdma_writel(fsl_qdma, temp->bus_addr,
block + FSL_QDMA_BCQDPA_SADDR(i));
qdma_writel(fsl_qdma, temp->bus_addr,
block + FSL_QDMA_BCQEPA_SADDR(i));
/* Initialize the queue mode. */
reg = FSL_QDMA_BCQMR_EN;
reg |= FSL_QDMA_BCQMR_CD_THLD(ilog2(temp->n_cq) - 4);
reg |= FSL_QDMA_BCQMR_CQ_SIZE(ilog2(temp->n_cq) - 6);
qdma_writel(fsl_qdma, reg, block + FSL_QDMA_BCQMR(i));
}
/*
* Workaround for erratum: ERR010812.
* We must enable XOFF to avoid the enqueue rejection occurs.
* Setting SQCCMR ENTER_WM to 0x20.
*/
qdma_writel(fsl_qdma, FSL_QDMA_SQCCMR_ENTER_WM,
block + FSL_QDMA_SQCCMR);
/*
* Initialize status queue registers to point to the first
* command descriptor in memory.
* Dequeue Pointer Address Registers
* Enqueue Pointer Address Registers
*/
qdma_writel(fsl_qdma, fsl_qdma->status[j]->bus_addr,
block + FSL_QDMA_SQEPAR);
qdma_writel(fsl_qdma, fsl_qdma->status[j]->bus_addr,
block + FSL_QDMA_SQDPAR);
/* Initialize status queue interrupt. */
qdma_writel(fsl_qdma, FSL_QDMA_BCQIER_CQTIE,
block + FSL_QDMA_BCQIER(0));
qdma_writel(fsl_qdma, FSL_QDMA_BSQICR_ICEN |
FSL_QDMA_BSQICR_ICST(5) | 0x8000,
block + FSL_QDMA_BSQICR);
qdma_writel(fsl_qdma, FSL_QDMA_CQIER_MEIE |
FSL_QDMA_CQIER_TEIE,
block + FSL_QDMA_CQIER);
/* Initialize the status queue mode. */
reg = FSL_QDMA_BSQMR_EN;
reg |= FSL_QDMA_BSQMR_CQ_SIZE(ilog2
(fsl_qdma->status[j]->n_cq) - 6);
qdma_writel(fsl_qdma, reg, block + FSL_QDMA_BSQMR);
reg = qdma_readl(fsl_qdma, block + FSL_QDMA_BSQMR);
}
/* Initialize controller interrupt register. */
qdma_writel(fsl_qdma, FSL_QDMA_DEDR_CLEAR, status + FSL_QDMA_DEDR);
qdma_writel(fsl_qdma, FSL_QDMA_DEIER_CLEAR, status + FSL_QDMA_DEIER);
reg = qdma_readl(fsl_qdma, ctrl + FSL_QDMA_DMR);
reg &= ~FSL_QDMA_DMR_DQD;
qdma_writel(fsl_qdma, reg, ctrl + FSL_QDMA_DMR);
return 0;
}
static struct dma_async_tx_descriptor *
fsl_qdma_prep_memcpy(struct dma_chan *chan, dma_addr_t dst,
dma_addr_t src, size_t len, unsigned long flags)
{
struct fsl_qdma_comp *fsl_comp;
struct fsl_qdma_chan *fsl_chan = to_fsl_qdma_chan(chan);
fsl_comp = fsl_qdma_request_enqueue_desc(fsl_chan);
if (!fsl_comp)
return NULL;
fsl_qdma_comp_fill_memcpy(fsl_comp, dst, src, len);
return vchan_tx_prep(&fsl_chan->vchan, &fsl_comp->vdesc, flags);
}
static void fsl_qdma_enqueue_desc(struct fsl_qdma_chan *fsl_chan)
{
u32 reg;
struct virt_dma_desc *vdesc;
struct fsl_qdma_comp *fsl_comp;
struct fsl_qdma_queue *fsl_queue = fsl_chan->queue;
void __iomem *block = fsl_queue->block_base;
reg = qdma_readl(fsl_chan->qdma, block + FSL_QDMA_BCQSR(fsl_queue->id));
if (reg & (FSL_QDMA_BCQSR_QF | FSL_QDMA_BCQSR_XOFF))
return;
vdesc = vchan_next_desc(&fsl_chan->vchan);
if (!vdesc)
return;
list_del(&vdesc->node);
fsl_comp = to_fsl_qdma_comp(vdesc);
memcpy(fsl_queue->virt_head++,
fsl_comp->virt_addr, sizeof(struct fsl_qdma_format));
if (fsl_queue->virt_head == fsl_queue->cq + fsl_queue->n_cq)
fsl_queue->virt_head = fsl_queue->cq;
list_add_tail(&fsl_comp->list, &fsl_queue->comp_used);
barrier();
reg = qdma_readl(fsl_chan->qdma, block + FSL_QDMA_BCQMR(fsl_queue->id));
reg |= FSL_QDMA_BCQMR_EI;
qdma_writel(fsl_chan->qdma, reg, block + FSL_QDMA_BCQMR(fsl_queue->id));
fsl_chan->status = DMA_IN_PROGRESS;
}
static void fsl_qdma_free_desc(struct virt_dma_desc *vdesc)
{
unsigned long flags;
struct fsl_qdma_comp *fsl_comp;
struct fsl_qdma_queue *fsl_queue;
fsl_comp = to_fsl_qdma_comp(vdesc);
fsl_queue = fsl_comp->qchan->queue;
spin_lock_irqsave(&fsl_queue->queue_lock, flags);
list_add_tail(&fsl_comp->list, &fsl_queue->comp_free);
spin_unlock_irqrestore(&fsl_queue->queue_lock, flags);
}
static void fsl_qdma_issue_pending(struct dma_chan *chan)
{
unsigned long flags;
struct fsl_qdma_chan *fsl_chan = to_fsl_qdma_chan(chan);
struct fsl_qdma_queue *fsl_queue = fsl_chan->queue;
spin_lock_irqsave(&fsl_queue->queue_lock, flags);
spin_lock(&fsl_chan->vchan.lock);
if (vchan_issue_pending(&fsl_chan->vchan))
fsl_qdma_enqueue_desc(fsl_chan);
spin_unlock(&fsl_chan->vchan.lock);
spin_unlock_irqrestore(&fsl_queue->queue_lock, flags);
}
static void fsl_qdma_synchronize(struct dma_chan *chan)
{
struct fsl_qdma_chan *fsl_chan = to_fsl_qdma_chan(chan);