Skip to content

Commit c28256c

Browse files
authored
add classnum setting
1 parent d7cfa07 commit c28256c

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

models/RefineSSD_vgg.py

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -88,10 +88,10 @@ def __init__(self, size, num_classes, use_refine=False):
8888
nn.Conv2d(256, 12, kernel_size=3, stride=1, padding=1), \
8989
nn.Conv2d(256, 12, kernel_size=3, stride=1, padding=1), \
9090
])
91-
self.odm_conf = nn.ModuleList([nn.Conv2d(256, 63, kernel_size=3, stride=1, padding=1), \
92-
nn.Conv2d(256, 63, kernel_size=3, stride=1, padding=1), \
93-
nn.Conv2d(256, 63, kernel_size=3, stride=1, padding=1), \
94-
nn.Conv2d(256, 63, kernel_size=3, stride=1, padding=1), \
91+
self.odm_conf = nn.ModuleList([nn.Conv2d(256, 3*num_classes, kernel_size=3, stride=1, padding=1), \
92+
nn.Conv2d(256, 3*num_classes, kernel_size=3, stride=1, padding=1), \
93+
nn.Conv2d(256, 3*num_classes, kernel_size=3, stride=1, padding=1), \
94+
nn.Conv2d(256, 3*num_classes, kernel_size=3, stride=1, padding=1), \
9595
])
9696
self.trans_layers = nn.ModuleList([nn.Sequential(nn.Conv2d(512, 256, kernel_size=3, stride=1, padding=1),
9797
nn.ReLU(inplace=True),

0 commit comments

Comments
 (0)