Skip to content

Commit 1d94552

Browse files
committed
projects: ad4630_fmc: Updated READMEs
Updated parts and boards, fixed NO_REORDER parameter build example (cannot have DDR_EN in spi mode) Signed-off-by: Liviu 'Ceshu' Adace <liviu.adace@analog.com>
1 parent 96991b6 commit 1d94552

File tree

2 files changed

+10
-7
lines changed

2 files changed

+10
-7
lines changed

projects/ad4630_fmc/README.md

Lines changed: 9 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,10 @@
11
# AD4630-FMC HDL Project
22

33
- Evaluation board product page:
4-
- [EVAL-AD4630-FMC](https://www.analog.com/eval-ad4630-24)
4+
- [EVAL-AD4030-24FMCZ](https://www.analog.com/eval-ad4030-24)
5+
- [EVAL-AD4630-16FMCZ](https://www.analog.com/eval-ad4630-16)
6+
- [EVAL-AD4630-24FMCZ](https://www.analog.com/eval-ad4630-24)
7+
- [EVAL-ADAQ4216-FMCZ](https://www.analog.com/eval-adaq4216-fmcz)
58
- [EVAL-ADAQ4224-FMCZ](https://www.analog.com/eval-adaq4224-fmcz)
69
- [EV-ISO-4224-FMCZ](https://www.analog.com/ev-iso-4224-fmcz)
710
- System documentation: TO BE ADDED
@@ -12,11 +15,11 @@
1215

1316
| Part name | Description |
1417
|--------------------------------------------------------------|--------------------------------------------------------------|
15-
| [AD4030](https://www.analog.com/ad4030-24) | 24-Bit, 2 MSPS, Single Channel SAR ADC |
16-
| [AD4630](https://www.analog.com/ad4630-24) | 24-Bit, 2 MSPS, Dual Channel, Precision Differential SAR ADC |
17-
| [AD4632](https://www.analog.com/ad4632-24) | 24-Bit, 500 kSPS, Dual Channel SAR ADC |
18-
| [ADAQ4216](https://www.analog.com/adaq4216) | 16-Bit, 2 MSPS, μModule Data-Acquisition Solution |
19-
| [ADAQ4224](https://www.analog.com/adaq4224) | 24-Bit, 2 MSPS, μModule Data Acquisition Solution |
18+
| [AD4030](https://www.analog.com/en/products/ad4030-24.html) | 24-Bit, 2 MSPS, Single Channel SAR ADC |
19+
| [AD4630](https://www.analog.com/en/products/ad4630-24.html) | 24-Bit, 2 MSPS, Dual Channel, Precision Differential SAR ADC |
20+
| [AD4632](https://www.analog.com/en/products/ad4632-24.html) | 24-Bit, 500 kSPS, Dual Channel SAR ADC |
21+
| [ADAQ4216](https://www.analog.com/en/products/adaq4216.html) | 16-Bit, 2 MSPS, μModule Data-Acquisition Solution |
22+
| [ADAQ4224](https://www.analog.com/en/products/adaq4224.html) | 24-Bit, 2 MSPS, μModule Data Acquisition Solution |
2023

2124
## Building the project
2225

projects/ad4630_fmc/zed/README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -128,5 +128,5 @@ make CLK_MODE=0 NUM_OF_SDI=1 CAPTURE_ZONE=1 DDR_EN=0 NO_REORDER=1
128128
#### Clock mode SPI, MISO lines 2, Capture zone 1, SDR (AD4630)
129129

130130
```
131-
make CLK_MODE=0 NUM_OF_SDI=2 CAPTURE_ZONE=1 DDR_EN=1 NO_REORDER=1
131+
make CLK_MODE=0 NUM_OF_SDI=2 CAPTURE_ZONE=1 DDR_EN=0 NO_REORDER=1
132132
```

0 commit comments

Comments
 (0)