Skip to content
View alexglez's full-sized avatar

Block or report alexglez

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. floatfixlib_VHDL1993 floatfixlib_VHDL1993 Public

    Forked from LockBall/floatfixlib_VHDL1993

    ieee_proposed with names changed to floatfixlib to be compatible with Quartus Prime Lite and support fixed, float, etc.

    VHDL

  2. Cache_memory-FPGA-VHDL-Quartus Cache_memory-FPGA-VHDL-Quartus Public

    Forked from paulomarconi/Cache_memory-FPGA-VHDL-Quartus

    Simple Computer Architecture using direct mapped cache memory. Designed in VHDL and Quartus.

    VHDL

  3. vhdl-examples vhdl-examples Public

    Forked from Kazhuu/vhdl-examples

    VHDL examples for a different kind of topics

    VHDL

  4. sequential-ALU-design-and-synthesis- sequential-ALU-design-and-synthesis- Public

    Forked from MEDHAT-ALHADDAD/sequential-ALU-design-and-synthesis-

    VHDL

  5. Architecture-of-CPU-projects Architecture-of-CPU-projects Public

    Forked from MaorAssayag/Architecture-of-CPU-projects

    VHDL , ModelSIM, Quartus, FPGA, Image Processing

    VHDL