Skip to content
View adityark2603's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report adityark2603

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
adityark2603/README.md

Hello I'm Aditya Kulkarni

⚡Electronics & Communication student at PES University
📷Professional Wildlife photographer
🎻Amateur Violinist

🌐 Socials:

Instagram LinkedIn Pinterest email

💻 Tech Stack:

JavaScript Java C C++ Python CSS3 HTML5 Matplotlib NumPy Pandas PyTorch scikit-learn TensorFlow Keras Raspberry Pi Arduino

📊 GitHub Stats:



🏆 GitHub Trophies


Popular repositories Loading

  1. The-Cadence-Files The-Cadence-Files Public

    A collection of all the projects implemented on Cadence Virtuoso

    2

  2. The-RTL-Files The-RTL-Files Public

    A collection of systemverilog designs implemented on AMD Vivado tool

    SystemVerilog 1

  3. Valentine-s-Day Valentine-s-Day Public

    A website to ask out your valentine... 👀🤍

    HTML

  4. 8-bit-ALU 8-bit-ALU Public

    8-bit Arithmetic Logical Unit (ALU) Implemented in SystemVerilog using Xilinx Vivado tool

    SystemVerilog

  5. Food-Delivery-Time-Prediction Food-Delivery-Time-Prediction Public

    To predict food delivery times based on customer location, restaurant location, weather, traffic, and other factors

    Jupyter Notebook

  6. RISC-V-CPU-Core RISC-V-CPU-Core Public

    Built a RISC-V CPU Core using Transaction-Level Verilog

    TL-Verilog