⚡Electronics & Communication student at PES University
📷Professional Wildlife photographer
🎻Amateur Violinist
-
PES University
- Bangalore, India
-
15:51
(UTC +05:30) - @AdityaK37218115
- in/aditya-kulkarni-75288a297
Popular repositories Loading
-
The-Cadence-Files
The-Cadence-Files PublicA collection of all the projects implemented on Cadence Virtuoso
-
The-RTL-Files
The-RTL-Files PublicA collection of systemverilog designs implemented on AMD Vivado tool
SystemVerilog 1
-
-
8-bit-ALU
8-bit-ALU Public8-bit Arithmetic Logical Unit (ALU) Implemented in SystemVerilog using Xilinx Vivado tool
SystemVerilog
-
Food-Delivery-Time-Prediction
Food-Delivery-Time-Prediction PublicTo predict food delivery times based on customer location, restaurant location, weather, traffic, and other factors
Jupyter Notebook
-
RISC-V-CPU-Core
RISC-V-CPU-Core PublicBuilt a RISC-V CPU Core using Transaction-Level Verilog
TL-Verilog
If the problem persists, check the GitHub status page or contact support.