Skip to content

Issues: YosysHQ/yosys

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
85 Open 169 Closed
85 Open 169 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

segfault in proc_dlatch when latch is driven by conflicting drivers bug
#4692 opened Oct 30, 2024 by gadfort
Segfault in XAIGER bug
#4689 opened Oct 29, 2024 by Periodic1911
Assert flow.wire_comb_defs[it].size() == 1 in write_cxxrtl bug cxxrtl
#4664 opened Oct 14, 2024 by rroohhh
2
abc segfaults in certain usecase ABC bug
#4622 opened Oct 1, 2024 by MrHighVoltage
2
Importing init of memory is extremely slow bug regression
#4601 opened Sep 17, 2024 by marzoul
1
Excessive recursion in simple program bug
#4598 opened Sep 12, 2024 by joaovam
2
ABC: execution of command failed return code 139. ABC bug dependencies
#4473 opened Jul 2, 2024 by kareefardi
3
CologneChip synthesis fails silently (simulation discrepancies) bug
#4457 opened Jun 15, 2024 by tarik-ibrahimovic
2
count_id(cell->name) == 0 failure ABC bug
#4451 opened Jun 13, 2024 by wyager
1
check-git-abc in Makefile for the first compile time bug
#4449 opened Jun 13, 2024 by nlwmode
5
Yosys Verilog Parsing Error: Unable to Synthesize After Reading File bug
#4427 opened Jun 4, 2024 by PerryLogic
1
2
CXXRTL: >20x compile time regression with clang++-18 bug cxxrtl pending-verification This issue is pending verification and/or reproduction
#4419 opened May 27, 2024 by Wren6991
3
read_verilog doesn't respect signed keyword bug
#4402 opened May 18, 2024 by Noah-S-E
2
Yosys seems to handle bit operations on empty strings inconsistently with the original design. bug
#4395 opened May 13, 2024 by Noah-S-E
4
Wired-or (wor) wires generate $or / $reduce_or cells in output bug
#4389 opened May 10, 2024 by jswrightoc
3
Spurious warnings "select out of bounds on signal" when there is no such thing ... bug
#4363 opened Apr 29, 2024 by smunaut
1
opt: no "-purge" option but public names removed bug
#4357 opened Apr 25, 2024 by YikeZhou
2
"ERROR: Assert `count_id(wire->name) == 0' failed in kernel/rtlil.cc:2143" when using synth_{ice40,ecp5} on simple design bug
#4349 opened Apr 20, 2024 by cr1901
@Ravenslofty
3
Latch inferred for x signal bug
#4325 opened Apr 8, 2024 by spth
4
Hang on a loop when write_cxxrtl bug cxxrtl
#4290 opened Mar 20, 2024 by 1353369570
4
AST fails to handle implicit wires properly bug
#4263 opened Mar 6, 2024 by ylm
4
abc9 crash on synth_ice40 in Yosys 0.38 bug
#4249 opened Feb 29, 2024 by spth
10
ABC9/AIGER (synth_ecp5) crash "Executing AIGER Frontend" std::vector<_Tp, _Alloc>::.... Assertion '__n < this->size()' failed. bug
#4237 opened Feb 25, 2024 by mangelajo
6
cxxrtl hangs on a loop bug cxxrtl
#4225 opened Feb 21, 2024 by gatecat
3
Misoptimization of wide shifts bug
#4164 opened Jan 26, 2024 by flaviens
3
ProTip! no:milestone will show everything without a milestone.