Skip to content

Commit 79d18f7

Browse files
ArchUsr64StaticRocket
authored andcommitted
docs(linux): U-Boot: Falcon-Mode: add R5 memory map
The memory map for the R5 SPL is modified in falcon mode to accommodate the larger payload size of the fitImage. So, document the same. Signed-off-by: Anshul Dalal <anshuld@ti.com>
1 parent 1332591 commit 79d18f7

File tree

1 file changed

+33
-1
lines changed

1 file changed

+33
-1
lines changed

source/linux/Foundational_Components/U-Boot/UG-Falcon-Mode.rst

Lines changed: 33 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -62,7 +62,39 @@ security accelerator for authentication, which is much faster than doing the
6262
same on R5 core.
6363

6464
This support depends on the U-Boot's ``k3_r5_falcon.config`` fragment, which is
65-
built alongside the standard R5 defconfig when ``ti-falcon`` is enabled.
65+
built alongside the standard R5 defconfig when ``ti-falcon`` is enabled. This
66+
updates the R5 memory map at U-Boot SPL stage to the following:
67+
68+
69+
.. code-block::
70+
71+
0x80000000 +===============================+ Start of DDR
72+
512KiB | ATF reserved memory space | CONFIG_K3_ATF_LOAD_ADDR
73+
0x80080000 +-------------------------------+
74+
31.5MiB | Unused |
75+
0x82000000 +-------------------------------+ PRELOADED_BL33_BASE in ATF
76+
| | CONFIG_SYS_LOAD_ADDR
77+
57MiB | Kernel + initramfs Image | CONFIG_SPL_LOAD_FIT_ADDRESS
78+
| |
79+
0x85900000 +-------------------------------+
80+
| |
81+
| R5 U-Boot SPL Stack + Heap |
82+
39MiB | (size defined by |
83+
| SPL_STACK_R_MALLOC_SIMPLE_LEN)|
84+
| |
85+
0x88000000 +-------------------------------+ CONFIG_SPL_STACK_R_ADDR
86+
| | K3_HW_CONFIG_BASE in ATF
87+
16MiB | Kernel DTB | CONFIG_SPL_PAYLOAD_ARGS_ADDR
88+
| |
89+
0x89000000 +-------------------------------+
90+
331MiB | Device Manager (DM) Load Addr |
91+
0x9db00000 +-------------------------------+
92+
12MiB | DM Reserved |
93+
0x9e700000 +-------------------------------+
94+
1MiB | Unused |
95+
0x9e800000 +-------------------------------+ BL32_BASE in ATF
96+
24MiB | OPTEE |
97+
0xa0000000 +===============================+ End of DDR (512MiB)
6698
6799
fitImage:
68100
=========

0 commit comments

Comments
 (0)