module name - reg

[zakirhussainsve]

System-Verilog-bootcamp/Class/deep_copy.sv

Line 27 in 5027347

module shallow_copy;

I think it is good to rename the module as deep_copy, it helps avoid confusion with the file named shallow_copy.sv which also has the same module name.