Skip to content

Latest commit

 

History

History
4 lines (3 loc) · 281 Bytes

README.md

File metadata and controls

4 lines (3 loc) · 281 Bytes

xschem

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

Manual and instructions