Skip to content

Stavros/Multiplier4bit

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

5 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Multiplier4bit

A 4bit Multiplier in VHDL

Information

This is a VHDL project for DSD-I1* a Cyclone IV FPGA built in Quartus 18.1 to build a 2 x 4bit number multiplier using Full Adders and Half Adders.

Diagram:
Diagram

Behavioral VHDL code: Multiplier4bit.vhd
Testbench VHDL code: Multiplier4bit_tb.vhd

ModelSim:
ModelSim

FPGA:
FPGA

*Note: DSD-i1: A Mixed Functionality Development Board Geared Towards Digital Systems Design Education DOI:10.1109/DSD.2019.00032

Licence

Copyright (c) 2019 Stavros Kalapothas (aka Stevaras) stavros@ubinet.gr. It is free software, and may be redistributed under the terms of the GNU Licence.

Releases

No releases published

Packages

No packages published

Languages