Skip to content

Latest commit

 

History

History
7 lines (3 loc) · 196 Bytes

README.md

File metadata and controls

7 lines (3 loc) · 196 Bytes

Hardware-Modelling-Verilog

All basic to advanced hardware models which are used in VLSI Frontend Design using Verilog HDL

All the files are to be executed using IcarusVerilog and GtkWave.