Shakil-RU / Verilog_HDL Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

"Verilog_HDL" repository contains hardware description language (HDL) code written in Verilog for various digital logic and electronic designs."

0 stars 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 116 Commits
Adder-Subtractor		Adder-Subtractor
Adder		Adder
Basic Gates		Basic Gates
Code converter		Code converter
Comparator		Comparator
Counter		Counter
Encoder And Decoder		Encoder And Decoder
Flip-Flop		Flip-Flop
Multiplexer		Multiplexer
Subtractor		Subtractor
README.md		README.md

Repository files navigation

Name: Abdullah Numan Shakil.
Dept. of Computer Science & Engineering.
University of Rajshahi.

verilog HDL(Hardware Description Language)

Basic Gates

Flip-Flop

Adder

Subtractor

Adder-Subtractor

4 bit adder-subtractor

Comparator

2 bit magnitude comparator

Code converter

Encoder and Decoder

Multiplexer

Counter

Asynchronous

Synchronous

About

"Verilog_HDL" repository contains hardware description language (HDL) code written in Verilog for various digital logic and electronic designs."

counter multiplexer comparator adder encoder-decoder flipflop adder-subtractor basic-gates

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%