Skip to content

Latest commit

 

History

History
16 lines (11 loc) · 296 Bytes

README.md

File metadata and controls

16 lines (11 loc) · 296 Bytes

Verilog Matrix Multiplier

Open Ended Project: Digital Systems Design Course, Spring 2024

Div: 4A

ECE Dept.

KLE Technological University

Team:

Sr. No. Name Roll No. USN
1. Samuel 104 01FE22BEC025
2. Shreyas 106 01FE22BEC027
3. Amol 148 01FE23BEC430