{"payload":{"branches":{"default":{"name":"main","isDefault":true,"mergeQueueEnabled":false,"path":"/RockRockWhite/riscv-32i-cpu-logisim","rulesetsPath":null,"protectedByBranchProtections":false,"author":{"login":"RockRockWhite","name":"RockRockWhite","avatarUrl":"https://avatars.githubusercontent.com/u/37936279?s=32&v=4","path":"/RockRockWhite"},"authoredDate":"2023-10-31T14:32:58.000+00:00","deleteable":false,"deleteProtected":false,"isBeingRenamed":false,"renameable":false},"yours":[],"active":[]},"hasMore":{"yours":false,"active":false},"protectThisBranchBanner":{"dismissed":true,"isSecurityAdvisory":false}},"title":"Branches · RockRockWhite/riscv-32i-cpu-logisim"}