Skip to content
View Revenant01's full-sized avatar
🏠
Working from home
🏠
Working from home

Highlights

  • Pro

Block or report Revenant01

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. FPGA-Secure-Communication-System FPGA-Secure-Communication-System Public

    Developed a secure communication system using VHDL and Vivado on BASYS3 boards. - Implemented AES encryption on the first board to secure input data, and transmitted the encrypted data via UART. - …

    VHDL 1

  2. PingPong_Game PingPong_Game Public

    - The project involves designing and implementing a Ping Pong game using VHDL programming language and the VGA BASYS3 board. The game will have two paddles and a ball that will bounce back and fort…

    VHDL 1

  3. mini_mips_34 mini_mips_34 Public

    VHDL implementation for a simple five stage pipelined processor, Mini-MIPS, which is a subset of the 32-bit MIPS architecture . Mini-MIPS uses the same 3 instruction formats of MIPS (R, I and J-typ…

    VHDL 1

  4. Health_monitor_online_application Health_monitor_online_application Public

    Developed an online health monitoring system using sensors and microcontrollers. A PIC microcontroller processed heart rate and temperature data, transmitted it via Bluetooth to an ESP module, and …

    C 1

  5. Sobel_edge_detection_verilog Sobel_edge_detection_verilog Public

    This project implements the Sobel edge detection algorithm in Verilog for image processing tasks. The Sobel operator is commonly used to detect edges in images by calculating the gradient magnitude…

    Verilog 1