Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add support for SystemVerilog #3773

Open
SeanMcLoughlin opened this issue Feb 7, 2024 · 0 comments
Open

Add support for SystemVerilog #3773

SeanMcLoughlin opened this issue Feb 7, 2024 · 0 comments

Comments

@SeanMcLoughlin
Copy link

Language
SystemVerilog is the industry standard Hardware Description Language (HDL) used in the semiconductor industry for defining hardware designs and writing object-oriented code, constraint solvers, and assertions to verify those designs.

Prism currently only supports Verilog which is a much smaller subset of SystemVerilog.

Additional resources
SystemVerilog Wikipedia
SystemVerilog Language Reference Manual

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

1 participant